ultraembedded / core_ddr3_controller
A DDR3 memory controller in Verilog for various FPGAs
☆421Updated 3 years ago
Alternatives and similar repositories for core_ddr3_controller:
Users that are interested in core_ddr3_controller are comparing it to the libraries listed below
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago
- Opensource DDR3 Controller☆276Updated this week
- Common SystemVerilog components☆583Updated 2 weeks ago
- Bus bridges and other odds and ends☆523Updated last month
- Verilog UART☆455Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆751Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- AXI interface modules for Cocotb☆242Updated last year
- Verilog AXI stream components for FPGA implementation☆789Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,234Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆600Updated 2 weeks ago
- Verilog SDRAM memory controller☆320Updated 7 years ago
- The UVM written in Python☆410Updated 2 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- Verilog I2C interface for FPGA implementation☆584Updated 2 weeks ago
- AMBA AXI VIP☆387Updated 8 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆403Updated last month
- Awesome ASIC design verification☆286Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆228Updated 2 years ago
- AMBA bus lecture material☆410Updated 5 years ago
- lowRISC Style Guides☆397Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆503Updated this week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆250Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆956Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆573Updated 2 years ago
- A simple, basic, formally verified UART controller☆290Updated last year
- VeeR EL2 Core☆266Updated this week
- SPI Master for FPGA - VHDL and Verilog☆272Updated last year