A DDR3 memory controller in Verilog for various FPGAs
☆616Oct 10, 2021Updated 4 years ago
Alternatives and similar repositories for core_ddr3_controller
Users that are interested in core_ddr3_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Opensource DDR3 Controller☆463Jun 12, 2026Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆96Feb 28, 2018Updated 8 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆92Apr 8, 2024Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆83Dec 1, 2022Updated 3 years ago
- Various HDL (Verilog) IP Cores☆925Jul 1, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆82Feb 4, 2021Updated 5 years ago
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,097Feb 27, 2025Updated last year
- DDR2 memory controller written in Verilog☆83Feb 28, 2012Updated 14 years ago
- Verilog SDRAM memory controller☆375May 13, 2017Updated 9 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆393Jul 15, 2026Updated last week
- Small footprint and configurable DRAM core☆528Updated this week
- A simple DDR3 memory controller☆67Jan 9, 2023Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,282Sep 18, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AMBA bus lecture material☆543Jan 21, 2020Updated 6 years ago
- Verilog I2C interface for FPGA implementation☆709Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,038Feb 27, 2025Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆467Feb 13, 2026Updated 5 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆218Sep 15, 2023Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,630Jul 17, 2026Updated last week
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Generic Register Interface (contains various adapters)☆141Jul 2, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Common SystemVerilog components☆768Updated this week
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Verilog library for ASIC and FPGA designers☆1,434May 8, 2024Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 5 years ago
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆101Jun 6, 2020Updated 6 years ago
- The Ultra-Low Power RISC-V Core☆1,890Aug 6, 2025Updated 11 months ago
- Verilog UART☆574Feb 27, 2025Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆344Sep 14, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V CPU Core (RV32IM)☆1,755Sep 18, 2021Updated 4 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- A simple, basic, formally verified UART controller☆343Jan 29, 2024Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆192Mar 10, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Jul 14, 2026Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆134Jul 22, 2021Updated 5 years ago