Alternatives and similar repositories for core_ddr3_controller:

Users that are interested in core_ddr3_controller are comparing it to the libraries listed below

• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆259Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆297Updated 9 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆570Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆518Updated last week
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆443Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆575Updated 7 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆232Updated last year
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆588Updated 2 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆734Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,198Updated 2 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆775Updated 6 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆315Updated 7 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆454Updated this week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆377Updated 7 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆399Updated 2 weeks ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆404Updated 5 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆489Updated this week
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆225Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆182Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆388Updated 5 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆400Updated last month
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆306Updated 2 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆287Updated last year
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆204Updated 4 years ago
• ultraembedded / core_jpeg
  High throughput JPEG decoder in Verilog for FPGA
  ☆220Updated 2 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆280Updated 3 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆936Updated 3 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆269Updated last year
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆130Updated 8 months ago