ultraembedded / core_ddr3_controllerLinks
A DDR3 memory controller in Verilog for various FPGAs
☆502Updated 3 years ago
Alternatives and similar repositories for core_ddr3_controller
Users that are interested in core_ddr3_controller are comparing it to the libraries listed below
Sorting:
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆363Updated last year
- Opensource DDR3 Controller☆381Updated 2 months ago
- Verilog UART☆502Updated 5 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆345Updated 2 weeks ago
- Bus bridges and other odds and ends☆582Updated 4 months ago
- Various HDL (Verilog) IP Cores☆828Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆640Updated 5 months ago
- Common SystemVerilog components☆649Updated this week
- Verilog SDRAM memory controller☆339Updated 8 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆819Updated 5 months ago
- AXI interface modules for Cocotb☆276Updated last year
- AMBA AXI VIP☆416Updated last year
- SPI Master for FPGA - VHDL and Verilog☆297Updated 2 years ago
- AMBA bus lecture material☆456Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated last week
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- lowRISC Style Guides☆448Updated 2 months ago
- Awesome ASIC design verification☆316Updated 3 years ago
- The UVM written in Python☆449Updated last month
- Verilog UART☆178Updated 12 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆306Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆513Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- A simple, basic, formally verified UART controller☆309Updated last year
- synthesiseable ieee 754 floating point library in verilog☆664Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year