A DDR3 memory controller in Verilog for various FPGAs
☆575Oct 10, 2021Updated 4 years ago
Alternatives and similar repositories for core_ddr3_controller
Users that are interested in core_ddr3_controller are comparing it to the libraries listed below
Sorting:
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆91Feb 28, 2018Updated 8 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆88Apr 8, 2024Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Dec 1, 2022Updated 3 years ago
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- ☆78Feb 4, 2021Updated 5 years ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆359Updated this week
- Verilog SDRAM memory controller☆363May 13, 2017Updated 8 years ago
- Small footprint and configurable DRAM core☆479Mar 13, 2026Updated last week
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆207Sep 15, 2023Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,879Feb 27, 2025Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆434Feb 13, 2026Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Common SystemVerilog components☆728Updated this week
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- Verilog UART☆540Feb 27, 2025Updated last year
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆333Sep 14, 2023Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆124Jul 22, 2021Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆870Feb 27, 2025Updated last year