A DDR3 memory controller in Verilog for various FPGAs
☆568Oct 10, 2021Updated 4 years ago
Alternatives and similar repositories for core_ddr3_controller
Users that are interested in core_ddr3_controller are comparing it to the libraries listed below
Sorting:
- Opensource DDR3 Controller☆418Jan 18, 2026Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆86Feb 28, 2018Updated 8 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Dec 1, 2022Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆87Apr 8, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆356Oct 18, 2025Updated 4 months ago
- ☆77Feb 4, 2021Updated 5 years ago
- Small footprint and configurable DRAM core☆470Feb 19, 2026Updated last week
- Verilog SDRAM memory controller☆360May 13, 2017Updated 8 years ago
- Verilog I2C interface for FPGA implementation☆682Feb 27, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆423Feb 13, 2026Updated 2 weeks ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,858Feb 27, 2025Updated last year
- Common SystemVerilog components☆713Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆203Sep 15, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆718Mar 13, 2023Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago