ultraembedded / core_ddr3_controllerLinks
A DDR3 memory controller in Verilog for various FPGAs
☆461Updated 3 years ago
Alternatives and similar repositories for core_ddr3_controller
Users that are interested in core_ddr3_controller are comparing it to the libraries listed below
Sorting:
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- Opensource DDR3 Controller☆333Updated this week
- Various HDL (Verilog) IP Cores☆798Updated 3 years ago
- Common SystemVerilog components☆623Updated this week
- Bus bridges and other odds and ends☆560Updated last month
- Verilog I2C interface for FPGA implementation☆612Updated 3 months ago
- Verilog UART☆487Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆806Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated last week
- AMBA AXI VIP☆401Updated 11 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- SystemVerilog to Verilog conversion☆630Updated 2 weeks ago
- AXI interface modules for Cocotb☆261Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆236Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- Verilog SDRAM memory controller☆332Updated 8 years ago
- AMBA bus lecture material☆440Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆285Updated last month
- The UVM written in Python☆429Updated last month
- Verilog PCI express components☆1,312Updated last year
- Awesome ASIC design verification☆299Updated 3 years ago
- lowRISC Style Guides☆428Updated 8 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- Verilog UART☆165Updated 11 years ago
- SPI Master for FPGA - VHDL and Verilog☆290Updated last year
- training labs and examples☆423Updated 2 years ago
- A simple, basic, formally verified UART controller☆303Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated last week