Alternatives and similar repositories for basic_verilog:

Users that are interested in basic_verilog are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,594Updated last year
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,194Updated 9 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,378Updated 3 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆726Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,188Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆559Updated 6 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆769Updated 5 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,570Updated this week
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆705Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆571Updated 6 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆796Updated 7 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,405Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆437Updated last year
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,240Updated 8 months ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,048Updated 4 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,337Updated 3 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆401Updated 5 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆339Updated last year
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,001Updated 4 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆514Updated last year
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆348Updated 2 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆895Updated 2 weeks ago
• Digilent / vivado-library
  ☆593Updated 7 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆893Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆926Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,453Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,057Updated 5 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,196Updated 7 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆408Updated 2 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆506Updated 3 years ago