Must-have verilog systemverilog modules
☆2,030Mar 12, 2026Updated 7 months ago
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,140Feb 27, 2025Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆380Jul 16, 2023Updated 3 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- HDL libraries and projects☆2,044Updated this week
- Verilog PCI express components☆1,677Apr 26, 2024Updated 2 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,827May 15, 2022Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- IC design and development should be faster，simpler and more reliable☆2,030Dec 31, 2021Updated 4 years ago
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,960Sep 25, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆496Oct 17, 2026Updated last week
- Verilog AXI stream components for FPGA implementation☆923Feb 27, 2025Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- 数字IC相关资料☆1,664Jul 1, 2025Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- HDLBits website practices & solutions☆817Dec 27, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- GPGPU microprocessor architecture☆2,231Nov 8, 2024Updated last year
- training labs and examples☆473Aug 1, 2022Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,394Sep 7, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AMBA AXI VIP☆481Oct 1, 2026Updated 3 weeks ago
- ☆146Oct 3, 2020Updated 6 years ago
- Verilog UART☆591Feb 27, 2025Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- OpenTitan: Open source silicon root of trust☆3,718Updated this week