Must-have verilog systemverilog modules
☆1,969Mar 12, 2026Updated 2 months ago
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,068Feb 27, 2025Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆374Jul 16, 2023Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,982Feb 27, 2025Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆621Mar 15, 2018Updated 8 years ago
- Various HDL (Verilog) IP Cores☆904Jul 1, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog library for ASIC and FPGA designers☆1,420May 8, 2024Updated 2 years ago
- HDL libraries and projects☆1,939Updated this week
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,478May 15, 2022Updated 4 years ago
- Verilog PCI express components☆1,608Apr 26, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- The RIFFA development repository☆875Jun 11, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,848Aug 6, 2025Updated 10 months ago
- IC design and development should be faster，simpler and more reliable☆1,998Dec 31, 2021Updated 4 years ago
- Common SystemVerilog components☆755Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A small, light weight, RISC CPU soft core☆1,550Dec 8, 2025Updated 6 months ago
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- HDLBits website practices & solutions☆795Dec 27, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,561May 12, 2026Updated 3 weeks ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆454Feb 13, 2026Updated 3 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,845Mar 24, 2021Updated 5 years ago
- GPGPU microprocessor architecture☆2,195Nov 8, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,098Mar 2, 2022Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 数字IC相关资料☆1,469Jul 1, 2025Updated 11 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,188Jun 27, 2024Updated last year
- AMBA bus lecture material☆534Jan 21, 2020Updated 6 years ago
- ☆146Oct 3, 2020Updated 5 years ago
- training labs and examples☆462Aug 1, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated 3 weeks ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆13Aug 6, 2025Updated 10 months ago
- Verilog UART☆568Feb 27, 2025Updated last year
- A simple, basic, formally verified UART controller☆339Jan 29, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog I2C interface for FPGA implementation☆701Feb 27, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,425Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 3 months ago
- AMBA AXI VIP☆464Jun 28, 2024Updated last year
- Hardware Description Languages☆1,149Apr 6, 2026Updated 2 months ago
- Bus bridges and other odds and ends☆676Jun 2, 2026Updated last week
- Open-source high-performance RISC-V processor☆7,049Updated this week