Alternatives and similar repositories for basic_verilog

Users that are interested in basic_verilog are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,823Updated 7 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,617Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,382Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,435Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆835Updated 4 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆751Updated last year
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,749Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆831Updated 7 months ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,274Updated 3 months ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆363Updated 2 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆849Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆594Updated 7 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆644Updated 7 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,706Updated 7 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆699Updated 2 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆506Updated 7 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,339Updated last year
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,547Updated 4 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆994Updated last month
• Test134n / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆15Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,100Updated 4 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆467Updated 5 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,068Updated last year
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆749Updated last year
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆571Updated 3 years ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,102Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,123Updated 4 months ago
• Digilent / vivado-library
  ☆639Updated 2 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆674Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆660Updated last week