Alternatives and similar repositories for basic_verilog

Users that are interested in basic_verilog are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,919Updated 10 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,701Updated 5 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,505Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,458Updated last month
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆859Updated 4 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆775Updated 2 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆609Updated 7 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆854Updated 10 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,829Updated 10 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆860Updated last year
• sin-x / FPGA
  数字IC相关资料
  ☆1,348Updated 6 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,824Updated last week
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆370Updated 2 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,045Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆673Updated 10 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆528Updated 10 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,385Updated last year
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,617Updated 4 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆751Updated 2 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,169Updated 4 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆497Updated 5 years ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,802Updated 4 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆392Updated 2 years ago
• Digilent / vivado-library
  ☆662Updated 2 weeks ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,100Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆708Updated 2 years ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,218Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,158Updated 7 months ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆719Updated 2 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆548Updated 4 years ago