pConst / basic_verilogLinks
Must-have verilog systemverilog modules
☆1,903Updated 5 months ago
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,919Updated 10 months ago
- The Ultra-Low Power RISC-V Core☆1,701Updated 5 months ago
- Verilog PCI express components☆1,505Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,458Updated last month
- Various HDL (Verilog) IP Cores☆859Updated 4 years ago
- HDLBits website practices & solutions☆775Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆609Updated 7 years ago
- Verilog AXI stream components for FPGA implementation☆854Updated 10 months ago
- Verilog Ethernet components for FPGA implementation☆2,829Updated 10 months ago
- The RIFFA development repository☆860Updated last year
- 数字IC相关资料☆1,348Updated 6 months ago
- HDL libraries and projects☆1,824Updated last week
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆370Updated 2 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,045Updated last month
- Verilog I2C interface for FPGA implementation☆673Updated 10 months ago
- Verilog UART☆528Updated 10 months ago
- Verilog library for ASIC and FPGA designers☆1,385Updated last year
- RISC-V CPU Core (RV32IM)☆1,617Updated 4 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆751Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,169Updated 4 years ago
- AMBA bus lecture material☆497Updated 5 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,802Updated 4 years ago
- 在vscode上的数字设计开发插件☆392Updated 2 years ago
- ☆662Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,100Updated last year
- synthesiseable ieee 754 floating point library in verilog☆708Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,218Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,158Updated 7 months ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆719Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆548Updated 4 years ago