Must-have verilog systemverilog modules
☆1,929Feb 19, 2026Updated last week
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,858Feb 27, 2025Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆370Jul 16, 2023Updated 2 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- HDL libraries and projects☆1,861Updated this week
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,263May 15, 2022Updated 3 years ago
- Common SystemVerilog components☆712Feb 6, 2026Updated 3 weeks ago
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- The RIFFA development repository☆866Jun 11, 2024Updated last year
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,509Dec 8, 2025Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆862Feb 27, 2025Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆423Feb 13, 2026Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- HDLBits website practices & solutions☆777Dec 27, 2023Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,814Mar 24, 2021Updated 4 years ago
- 数字IC相关资料☆1,382Jul 1, 2025Updated 7 months ago
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,025Mar 2, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Verilog UART☆536Feb 27, 2025Updated last year
- ☆145Oct 3, 2020Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Sep 17, 2022Updated 3 years ago
- training labs and examples☆449Aug 1, 2022Updated 3 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- Verilog I2C interface for FPGA implementation☆682Feb 27, 2025Updated last year
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- synthesiseable ieee 754 floating point library in verilog☆718Mar 13, 2023Updated 2 years ago
- An Open-source FPGA IP Generator☆1,051Updated this week
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week