pConst / basic_verilog

Related projects ⓘ

Alternatives and complementary repositories for basic_verilog

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,518Updated 11 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,284Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,140Updated 6 months ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆691Updated 10 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆550Updated 6 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆710Updated 3 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆330Updated last year
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,529Updated this week
• sin-x / FPGA
  数字IC相关资料
  ☆979Updated 4 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,113Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆777Updated 5 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆850Updated 2 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆745Updated 3 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,317Updated 4 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆547Updated 4 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,193Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆424Updated last year
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆865Updated 3 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,274Updated 3 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆464Updated last year
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,026Updated 2 months ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆326Updated last year
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,634Updated 3 years ago
• sudhamshu091 / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆585Updated last week
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆379Updated 4 years ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆448Updated last year
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆981Updated 2 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆966Updated 4 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆841Updated 3 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆866Updated this week