Must-have verilog systemverilog modules
☆2,020Mar 12, 2026Updated 6 months ago
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆378Jul 16, 2023Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆3,100Feb 27, 2025Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆630Mar 15, 2018Updated 8 years ago
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- HDL libraries and projects☆2,016Updated this week
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,733May 15, 2022Updated 4 years ago
- Verilog PCI express components☆1,656Apr 26, 2024Updated 2 years ago
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- The Ultra-Low Power RISC-V Core☆1,918Aug 6, 2025Updated last year
- IC design and development should be faster，simpler and more reliable☆2,017Dec 31, 2021Updated 4 years ago
- Common SystemVerilog components☆799Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A small, light weight, RISC CPU soft core☆1,585Updated this week
- Verilog AXI stream components for FPGA implementation☆918Feb 27, 2025Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆483Sep 3, 2026Updated 2 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,853Mar 24, 2021Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,611Sep 4, 2026Updated 2 weeks ago
- HDLBits website practices & solutions☆812Dec 27, 2023Updated 2 years ago
- GPGPU microprocessor architecture☆2,223Nov 8, 2024Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,157Mar 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 数字IC相关资料☆1,609Jul 1, 2025Updated last year
- AMBA bus lecture material☆553Jan 21, 2020Updated 6 years ago
- training labs and examples☆471Aug 1, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated last week
- ☆146Oct 3, 2020Updated 5 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆21Aug 6, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- Verilog UART☆583Feb 27, 2025Updated last year
- A simple, basic, formally verified UART controller☆349Jan 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog I2C interface for FPGA implementation☆728Feb 27, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,262Sep 8, 2026Updated last week
- AMBA AXI VIP☆477Jun 28, 2024Updated 2 years ago
- OpenTitan: Open source silicon root of trust☆3,648Updated this week
- Hardware Description Languages☆1,171Jul 9, 2026Updated 2 months ago
- Bus bridges and other odds and ends☆704Sep 11, 2026Updated last week
- Open-source high-performance RISC-V processor☆7,264Updated this week