pConst / basic_verilogLinks
Must-have verilog systemverilog modules
☆1,828Updated 3 weeks ago
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,795Updated 5 months ago
- The Ultra-Low Power RISC-V Core☆1,571Updated 3 weeks ago
- Verilog PCI express components☆1,410Updated last year
- HDLBits website practices & solutions☆746Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,356Updated last week
- Various HDL (Verilog) IP Cores☆828Updated 4 years ago
- HDL libraries and projects☆1,721Updated this week
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆360Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆822Updated 5 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- Verilog I2C interface for FPGA implementation☆641Updated 5 months ago
- 数字IC相关资料☆1,239Updated last month
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- The RIFFA development repository☆844Updated last year
- Verilog Ethernet components for FPGA implementation☆2,671Updated 5 months ago
- Verilog UART☆503Updated 5 months ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆671Updated last year
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆984Updated last week
- RISC-V CPU Core (RV32IM)☆1,519Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆666Updated 2 years ago
- AMBA bus lecture material☆460Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,065Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- 在vscode上的数字设计开发插件☆385Updated 2 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆564Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆505Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆626Updated 2 years ago
- ☆631Updated last month