pConst / basic_verilogLinks
Must-have verilog systemverilog modules
☆1,859Updated 2 months ago
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,836Updated 8 months ago
- The Ultra-Low Power RISC-V Core☆1,628Updated 2 months ago
- Various HDL (Verilog) IP Cores☆840Updated 4 years ago
- Verilog PCI express components☆1,446Updated last year
- HDLBits website practices & solutions☆756Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- HDL libraries and projects☆1,767Updated this week
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆364Updated 2 years ago
- 数字IC相关资料☆1,296Updated 3 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆596Updated 7 years ago
- Verilog AXI stream components for FPGA implementation☆834Updated 8 months ago
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- The RIFFA development repository☆849Updated last year
- Verilog I2C interface for FPGA implementation☆650Updated 8 months ago
- Verilog Ethernet components for FPGA implementation☆2,729Updated 8 months ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆709Updated 2 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆997Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- Verilog UART☆506Updated 8 months ago
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆17Updated 2 months ago
- 在vscode上的数字设计开发插件☆390Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,117Updated last week
- AMBA bus lecture material☆471Updated 5 years ago
- ☆645Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 5 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- An Open-source FPGA IP Generator☆1,011Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,769Updated 4 years ago