Must-have verilog systemverilog modules
☆1,937Mar 12, 2026Updated last week
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆370Jul 16, 2023Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,879Feb 27, 2025Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 8 years ago
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- HDL libraries and projects☆1,878Updated this week
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,305May 15, 2022Updated 3 years ago
- Verilog PCI express components☆1,551Apr 26, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- The RIFFA development repository☆867Jun 11, 2024Updated last year
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- Common SystemVerilog components☆728Updated this week
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆870Feb 27, 2025Updated last year
- HDLBits website practices & solutions☆783Dec 27, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆431Feb 13, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- GPGPU microprocessor architecture☆2,180Nov 8, 2024Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,031Mar 2, 2022Updated 4 years ago
- 数字IC相关资料☆1,403Jul 1, 2025Updated 8 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- AMBA bus lecture material☆516Jan 21, 2020Updated 6 years ago
- ☆145Oct 3, 2020Updated 5 years ago
- training labs and examples☆452Aug 1, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Verilog UART☆540Feb 27, 2025Updated last year
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- OpenTitan: Open source silicon root of trust☆3,238Updated this week
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Hardware Description Languages☆1,127Jul 14, 2025Updated 8 months ago
- Bus bridges and other odds and ends☆650Mar 10, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,904Updated this week
- synthesiseable ieee 754 floating point library in verilog☆724Mar 13, 2023Updated 3 years ago