pConst / basic_verilogLinks
Must-have verilog systemverilog modules
☆1,797Updated 2 months ago
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,746Updated 3 months ago
- Verilog PCI express components☆1,359Updated last year
- Various HDL (Verilog) IP Cores☆813Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,524Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated last week
- Verilog AXI stream components for FPGA implementation☆810Updated 3 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆581Updated 7 years ago
- The RIFFA development repository☆835Updated last year
- Verilog I2C interface for FPGA implementation☆623Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,303Updated last year
- HDLBits website practices & solutions☆739Updated last year
- HDL libraries and projects☆1,675Updated this week
- Verilog UART☆490Updated 3 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆353Updated last year
- 数字IC相关资料☆1,178Updated 4 years ago
- AMBA bus lecture material☆441Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆2,607Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,041Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆967Updated 2 weeks ago
- 在vscode上的数字设计开发插件☆380Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,481Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆479Updated 3 years ago
- An Open-source FPGA IP Generator☆924Updated this week
- Random instruction generator for RISC-V processor verification☆1,135Updated 3 weeks ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆353Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆628Updated last year
- cocotb: Python-based chip (RTL) verification☆2,013Updated this week
- Common SystemVerilog components☆629Updated this week
- training labs and examples☆424Updated 2 years ago
- ☆618Updated 11 months ago