Must-have verilog systemverilog modules
☆1,958Mar 12, 2026Updated 2 months ago
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,044Feb 27, 2025Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆372Jul 16, 2023Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,959Feb 27, 2025Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆619Mar 15, 2018Updated 8 years ago
- Various HDL (Verilog) IP Cores☆901Jul 1, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog library for ASIC and FPGA designers☆1,415May 8, 2024Updated 2 years ago
- HDL libraries and projects☆1,919May 13, 2026Updated last week
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,428May 15, 2022Updated 4 years ago
- Verilog PCI express components☆1,596Apr 26, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- The RIFFA development repository☆872Jun 11, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,833Aug 6, 2025Updated 9 months ago
- IC design and development should be faster，simpler and more reliable☆1,993Dec 31, 2021Updated 4 years ago
- Common SystemVerilog components☆747May 7, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A small, light weight, RISC CPU soft core☆1,540Dec 8, 2025Updated 5 months ago
- Verilog AXI stream components for FPGA implementation☆890Feb 27, 2025Updated last year
- HDLBits website practices & solutions☆789Dec 27, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆451Feb 13, 2026Updated 3 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,841Mar 24, 2021Updated 5 years ago
- GPGPU microprocessor architecture☆2,188Nov 8, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,085Mar 2, 2022Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 数字IC相关资料☆1,451Jul 1, 2025Updated 10 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- AMBA bus lecture material☆533Jan 21, 2020Updated 6 years ago
- ☆146Oct 3, 2020Updated 5 years ago
- training labs and examples☆461Aug 1, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆12Aug 6, 2025Updated 9 months ago
- Verilog UART☆562Feb 27, 2025Updated last year
- A simple, basic, formally verified UART controller☆338Jan 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog I2C interface for FPGA implementation☆701Feb 27, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,376Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- Bus bridges and other odds and ends☆669Mar 10, 2026Updated 2 months ago
- Open-source high-performance RISC-V processor☆7,023Updated this week