pConst / basic_verilogLinks
Must-have verilog systemverilog modules
☆1,885Updated 4 months ago
Alternatives and similar repositories for basic_verilog
Users that are interested in basic_verilog are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,868Updated 9 months ago
- The Ultra-Low Power RISC-V Core☆1,664Updated 4 months ago
- Verilog PCI express components☆1,462Updated last year
- HDLBits website practices & solutions☆762Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,433Updated 2 weeks ago
- HDL libraries and projects☆1,793Updated last week
- Various HDL (Verilog) IP Cores☆851Updated 4 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆602Updated 7 years ago
- Verilog Ethernet components for FPGA implementation☆2,778Updated 9 months ago
- Verilog AXI stream components for FPGA implementation☆843Updated 9 months ago
- 数字IC相关资料☆1,321Updated 5 months ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆726Updated 2 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆365Updated 2 years ago
- The RIFFA development repository☆854Updated last year
- Verilog I2C interface for FPGA implementation☆660Updated 9 months ago
- Verilog UART☆515Updated 9 months ago
- Verilog library for ASIC and FPGA designers☆1,369Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,019Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,133Updated 4 years ago
- 在vscode上的数字设计开发插件☆390Updated 2 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Updated 4 months ago
- RISC-V CPU Core (RV32IM)☆1,595Updated 4 years ago
- AMBA bus lecture material☆485Updated 5 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆693Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,167Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆397Updated 2 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆583Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,692Updated this week
- synthesiseable ieee 754 floating point library in verilog☆698Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,145Updated 6 months ago