Alternatives and similar repositories for basic_verilog

Users that are interested in basic_verilog are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,813Updated 6 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,598Updated last month
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆747Updated last year
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,421Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,369Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆832Updated 4 years ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,263Updated 2 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,736Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆593Updated 7 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆830Updated 6 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,690Updated 6 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆848Updated last year
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆363Updated 2 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆505Updated 6 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆682Updated 2 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,537Updated 3 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,339Updated last year
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,091Updated 3 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆992Updated last month
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆464Updated 5 years ago
• Digilent / vivado-library
  ☆632Updated last month
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆644Updated 2 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,066Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆671Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,117Updated 3 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,314Updated last year
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,166Updated 3 months ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆387Updated 2 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆746Updated last year