Alternatives and similar repositories for verilog-axi:

Users that are interested in verilog-axi are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,194Updated 9 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆769Updated 5 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,188Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆726Updated 3 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,698Updated 2 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆571Updated 6 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆796Updated 7 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆437Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆559Updated 6 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆560Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆511Updated last week
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆401Updated 5 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,057Updated 5 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,240Updated 8 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆506Updated 3 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆926Updated 3 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆396Updated 3 years ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,405Updated 6 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,004Updated 6 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆371Updated 7 months ago
• Digilent / vivado-library
  ☆593Updated 7 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆893Updated 2 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆408Updated 2 years ago
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,871Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,001Updated 4 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆294Updated 9 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,570Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,453Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆398Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆585Updated last month