Verilog AXI components for FPGA implementation
☆2,052Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axi
Users that are interested in verilog-axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,959Mar 12, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Bus bridges and other odds and ends☆671Mar 10, 2026Updated 2 months ago
- Verilog UART☆562Feb 27, 2025Updated last year
- AMBA bus lecture material☆533Jan 21, 2020Updated 6 years ago
- AMBA AXI VIP☆462Jun 28, 2024Updated last year
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- AXI interface modules for Cocotb☆332Mar 13, 2026Updated 2 months ago
- HDL libraries and projects☆1,927May 20, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,347Jul 5, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI DMA 32 / 64 bits☆129Jul 17, 2014Updated 11 years ago
- Common SystemVerilog components☆751May 21, 2026Updated last week
- Various HDL (Verilog) IP Cores☆903Jul 1, 2021Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆595Oct 10, 2021Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,379May 22, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆768May 12, 2026Updated 2 weeks ago
- The RIFFA development repository☆874Jun 11, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,093Mar 2, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆452Feb 13, 2026Updated 3 months ago
- The Ultra-Low Power RISC-V Core☆1,840Aug 6, 2025Updated 9 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- synthesiseable ieee 754 floating point library in verilog☆742Mar 13, 2023Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,556May 12, 2026Updated 2 weeks ago
- Parametric AXI4 crossbar in SystemVerilog☆231Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- UART -> AXI Bridge☆74Jul 1, 2021Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,544Dec 8, 2025Updated 5 months ago
- AXI总线连接器☆106Mar 26, 2020Updated 6 years ago
- Verilog digital signal processing components☆181Oct 30, 2022Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- PCI express simulation framework for Cocotb☆205Sep 8, 2025Updated 8 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago