Verilog AXI components for FPGA implementation
☆2,157Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axi
Users that are interested in verilog-axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI stream components for FPGA implementation☆923Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,724Sep 24, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,671Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,128Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,028Mar 12, 2026Updated 7 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Bus bridges and other odds and ends☆710Sep 11, 2026Updated last month
- AMBA bus lecture material☆558Jan 21, 2020Updated 6 years ago
- Verilog UART☆590Feb 27, 2025Updated last year
- AMBA AXI VIP☆481Oct 1, 2026Updated 2 weeks ago
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- AXI interface modules for Cocotb☆366Aug 24, 2026Updated last month
- HDL libraries and projects☆2,035Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,493Jul 5, 2024Updated 2 years ago
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆641Oct 10, 2021Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,545Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆977Aug 28, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,393Sep 7, 2026Updated last month
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆491Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL, Cmodel, and testbench for NVDLA☆2,189Mar 2, 2022Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,945Sep 25, 2026Updated 3 weeks ago
- Parametric AXI4 crossbar in SystemVerilog☆247May 25, 2026Updated 4 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,162Updated this week
- AXI总线连接器☆110Mar 26, 2020Updated 6 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,116Updated this week
- synthesiseable ieee 754 floating point library in verilog☆760Mar 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,626Updated this week
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- A small, light weight, RISC CPU soft core☆1,594Sep 16, 2026Updated last month
- Verilog digital signal processing components☆196Oct 30, 2022Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- PCI express simulation framework for Cocotb☆213Aug 25, 2026Updated last month
- Opensource DDR3 Controller☆487Sep 12, 2026Updated last month