Verilog AXI components for FPGA implementation
☆1,996Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axi
Users that are interested in verilog-axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI stream components for FPGA implementation☆877Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Verilog PCI express components☆1,559Apr 26, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,902Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,942Mar 12, 2026Updated 2 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Bus bridges and other odds and ends☆655Mar 10, 2026Updated 2 weeks ago
- Verilog UART☆542Feb 27, 2025Updated last year
- AMBA bus lecture material☆522Jan 21, 2020Updated 6 years ago
- AMBA AXI VIP☆450Jun 28, 2024Updated last year
- Verilog I2C interface for FPGA implementation☆690Feb 27, 2025Updated last year
- AXI interface modules for Cocotb☆321Mar 13, 2026Updated 2 weeks ago
- HDL libraries and projects☆1,883Updated this week
- Verilog library for ASIC and FPGA designers☆1,400May 8, 2024Updated last year
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open source FPGA-based NIC and platform for in-network compute☆2,243Jul 5, 2024Updated last year
- Various HDL (Verilog) IP Cores☆882Jul 1, 2021Updated 4 years ago
- Common SystemVerilog components☆728Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆579Oct 10, 2021Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,301Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆687Mar 20, 2026Updated last week
- The RIFFA development repository☆867Jun 11, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,037Mar 2, 2022Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆435Feb 13, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,787Aug 6, 2025Updated 7 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆240Jul 16, 2023Updated 2 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆725Mar 13, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,861Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,814Feb 17, 2026Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆214Sep 2, 2025Updated 6 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,511Jan 7, 2026Updated 2 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- UART -> AXI Bridge☆72Jul 1, 2021Updated 4 years ago
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- PCI express simulation framework for Cocotb☆196Sep 8, 2025Updated 6 months ago
- 32-bit Superscalar RISC-V CPU☆1,207Sep 18, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,090Feb 11, 2026Updated last month