Verilog AXI components for FPGA implementation
☆2,082Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axi
Users that are interested in verilog-axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI stream components for FPGA implementation☆900Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,616Updated this week
- Verilog PCI express components☆1,620Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,020Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,989Mar 12, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Bus bridges and other odds and ends☆685Jun 2, 2026Updated last month
- Verilog UART☆574Feb 27, 2025Updated last year
- AMBA bus lecture material☆538Jan 21, 2020Updated 6 years ago
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆707Feb 27, 2025Updated last year
- AXI interface modules for Cocotb☆336Mar 13, 2026Updated 3 months ago
- HDL libraries and projects☆1,957Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,382Jul 5, 2024Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,431May 8, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AXI DMA 32 / 64 bits☆129Jul 17, 2014Updated 11 years ago
- Common SystemVerilog components☆764Updated this week
- Various HDL (Verilog) IP Cores☆915Jul 1, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆606Oct 10, 2021Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆825Jun 12, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,248Jun 27, 2024Updated 2 years ago
- The RIFFA development repository☆876Jun 11, 2024Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,114Mar 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆464Feb 13, 2026Updated 4 months ago
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 11 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- synthesiseable ieee 754 floating point library in verilog☆744Mar 13, 2023Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month
- Parametric AXI4 crossbar in SystemVerilog☆237May 25, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- UART -> AXI Bridge☆76Jul 1, 2021Updated 5 years ago
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 7 months ago
- AXI总线连接器☆107Mar 26, 2020Updated 6 years ago
- Verilog digital signal processing components☆186Oct 30, 2022Updated 3 years ago
- PCI express simulation framework for Cocotb☆206Sep 8, 2025Updated 10 months ago
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,185Feb 11, 2026Updated 4 months ago