Verilog AXI components for FPGA implementation
☆1,970Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axi
Users that are interested in verilog-axi are comparing it to the libraries listed below
Sorting:
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- AMBA AXI VIP☆448Jun 28, 2024Updated last year
- Verilog UART☆536Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,395May 8, 2024Updated last year
- AMBA bus lecture material☆515Jan 21, 2020Updated 6 years ago
- HDL libraries and projects☆1,866Updated this week
- AXI interface modules for Cocotb☆315Sep 30, 2025Updated 5 months ago
- Common SystemVerilog components☆718Feb 26, 2026Updated last week
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,222Jul 5, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆572Oct 10, 2021Updated 4 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- The RIFFA development repository☆865Jun 11, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆427Feb 13, 2026Updated 3 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆646Updated this week
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆723Mar 13, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆149Mar 1, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- RISC-V CPU Core (RV32IM)☆1,656Sep 18, 2021Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆212Sep 2, 2025Updated 6 months ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 3 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated 2 months ago
- Small footprint and configurable PCIe core☆666Mar 2, 2026Updated last week
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 6 months ago