Alternatives and similar repositories for verilog-axi:

Users that are interested in verilog-axi are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,254Updated 11 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,246Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆793Updated last month
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,750Updated 4 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆766Updated 3 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆809Updated 9 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆596Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆531Updated last month
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,033Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆975Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆467Updated last month
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆567Updated 7 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆427Updated 3 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,451Updated 5 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,266Updated 10 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆595Updated 2 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,084Updated last month
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆594Updated 2 years ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,492Updated last month
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆417Updated 5 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆865Updated last year
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,020Updated 6 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,507Updated last week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆318Updated 11 months ago
• Digilent / vivado-library
  ☆608Updated 9 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆663Updated 4 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,405Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆409Updated 6 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated last week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆904Updated 4 months ago