Alternatives and similar repositories for verilog-axi:

Users that are interested in verilog-axi are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,231Updated 10 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆780Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,216Updated this week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,723Updated 3 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆801Updated 8 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆745Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆581Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆449Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆563Updated 6 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,253Updated 9 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆420Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,019Updated 2 weeks ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,452Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆948Updated 3 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆407Updated 5 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆578Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆522Updated 3 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆852Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆570Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆414Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,069Updated 3 weeks ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆307Updated 10 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,594Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,013Updated 5 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,901Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆648Updated 3 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,418Updated 4 months ago
• Digilent / vivado-library
  ☆602Updated 8 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆406Updated last month
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆513Updated 3 years ago