Verilog AXI components for FPGA implementation
☆2,171Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axi
Users that are interested in verilog-axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI stream components for FPGA implementation☆925Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,748Updated this week
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,144Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- AXI interface modules for Cocotb☆368Aug 24, 2026Updated 2 months ago
- Verilog UART☆591Feb 27, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- HDL libraries and projects☆2,051Updated this week
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆2,509Jul 5, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog library for ASIC and FPGA designers☆1,439May 8, 2024Updated 2 years ago
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆1,010Aug 28, 2026Updated 2 months ago
- Parametric AXI4 crossbar in SystemVerilog☆251May 25, 2026Updated 5 months ago
- Various HDL (Verilog) IP Cores☆940Jul 1, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆646Oct 10, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,977Sep 25, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- The RIFFA development repository☆884Jun 11, 2024Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆499Oct 17, 2026Updated 3 weeks ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆249Jul 16, 2023Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,636Oct 12, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆160Oct 21, 2026Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,815Sep 18, 2021Updated 5 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,162Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,303Oct 13, 2026Updated 3 weeks ago