alexforencich / verilog-axiLinks
Verilog AXI components for FPGA implementation
☆1,841Updated 8 months ago
Alternatives and similar repositories for verilog-axi
Users that are interested in verilog-axi are comparing it to the libraries listed below
Sorting:
- Verilog PCI express components☆1,449Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,397Updated 2 weeks ago
- Verilog AXI stream components for FPGA implementation☆838Updated 8 months ago
- Must-have verilog systemverilog modules☆1,864Updated 3 months ago
- Various HDL (Verilog) IP Cores☆842Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆655Updated 8 months ago
- The RIFFA development repository☆850Updated last year
- Verilog UART☆511Updated 8 months ago
- 32-bit Superscalar RISC-V CPU☆1,121Updated 4 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆597Updated 7 years ago
- Verilog library for ASIC and FPGA designers☆1,349Updated last year
- Random instruction generator for RISC-V processor verification☆1,189Updated last month
- The Ultra-Low Power RISC-V Core☆1,640Updated 3 months ago
- AMBA bus lecture material☆474Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,136Updated 5 months ago
- synthesiseable ieee 754 floating point library in verilog☆684Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,746Updated 8 months ago
- Common SystemVerilog components☆672Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,132Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,000Updated 2 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆528Updated 4 years ago
- HDL libraries and projects☆1,774Updated this week
- Bus bridges and other odds and ends☆602Updated 6 months ago
- ☆735Updated 4 months ago
- RISC-V CPU Core (RV32IM)☆1,562Updated 4 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆575Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆713Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆386Updated last month
- ☆646Updated 3 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆365Updated 2 years ago