alexforencich / verilog-axiLinks
Verilog AXI components for FPGA implementation
☆1,831Updated 7 months ago
Alternatives and similar repositories for verilog-axi
Users that are interested in verilog-axi are comparing it to the libraries listed below
Sorting:
- Verilog PCI express components☆1,446Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,385Updated this week
- Verilog AXI stream components for FPGA implementation☆833Updated 7 months ago
- Must-have verilog systemverilog modules☆1,859Updated 2 months ago
- Various HDL (Verilog) IP Cores☆839Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆648Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- The RIFFA development repository☆848Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆595Updated 7 years ago
- Verilog UART☆506Updated 7 months ago
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- Verilog Ethernet components for FPGA implementation☆2,722Updated 7 months ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆679Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,117Updated this week
- AMBA bus lecture material☆471Updated 5 years ago
- Common SystemVerilog components☆665Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- The Ultra-Low Power RISC-V Core☆1,624Updated 2 months ago
- HDL libraries and projects☆1,764Updated this week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆997Updated 2 months ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆17Updated 2 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- training labs and examples☆433Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- VeeR EH1 core☆900Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆704Updated 2 years ago