OpenXiangShan / XiangShanLinks
Open-source high-performance RISC-V processor
☆6,428Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below
Sorting:
- RISC-V SoC designed by students in UCAS☆1,460Updated 5 months ago
- Chisel: A Modern Hardware Design Language☆4,291Updated this week
- RISC-V Instruction Set Manual☆4,118Updated this week
- Rocket Chip Generator☆3,469Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,337Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆2,728Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,914Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,790Updated 2 weeks ago
- GNU toolchain for RISC-V, including GCC☆3,964Updated this week
- The Ultra-Low Power RISC-V Core☆1,517Updated 8 months ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,493Updated last week
- RISC-V CPU Core (RV32IM)☆1,472Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,277Updated 11 months ago
- ☆1,534Updated this week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,011Updated 6 months ago
- Scala based HDL☆1,799Updated 2 weeks ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆2,936Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,871Updated this week
- GPGPU microprocessor architecture☆2,089Updated 7 months ago
- IC design and development should be faster,simpler and more reliable☆1,947Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,520Updated 11 months ago
- A very simple and easy to understand RISC-V core.☆1,254Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆2,940Updated this week
- Documentation for XiangShan☆416Updated this week
- RISC-V Assembly Programmer's Manual☆1,518Updated last month
- RISC-V Open Source Supervisor Binary Interface☆1,208Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,083Updated 3 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆751Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,567Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,785Updated this week