Open-source high-performance RISC-V processor
☆7,275Sep 24, 2026Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,870Sep 13, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,790Updated this week
- Documentation for XiangShan☆445Sep 17, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,243Sep 11, 2026Updated last week
- OpenXuantie - OpenC910 Core☆1,478Jun 28, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,398Updated this week
- RISC-V SoC designed by students in UCAS☆1,552Updated this week
- The Ultra-Low Power RISC-V Core☆1,925Aug 6, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆955Aug 18, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,128Updated this week
- ☆2,272Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,953Updated this week
- RISC-V Instruction Set Manual☆4,821Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,271Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,234Updated this week
- Digital Design with Chisel☆940Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,161Updated this week
- GNU toolchain for RISC-V, including GCC☆4,621Aug 27, 2026Updated 3 weeks ago
- IC design and development should be faster，simpler and more reliable☆2,021Dec 31, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆350Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,385Sep 7, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Berkeley's Spatial Array Generator☆1,481Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,068Updated this week
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,834Updated this week
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,706Updated this week
- Scala based HDL☆2,043Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆672Aug 13, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Random instruction generator for RISC-V processor verification☆1,357Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,611Sep 4, 2026Updated 2 weeks ago
- OpenTitan: Open source silicon root of trust☆3,662Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,203Updated this week
- Modern co-simulation framework for RISC-V CPUs☆184Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Updated this week