Open-source high-performance RISC-V processor
☆7,068Jun 10, 2026Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for XiangShan☆440Updated this week
- Chisel: A Modern Hardware Design Language☆4,680Jun 4, 2026Updated last week
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- RISC-V SoC designed by students in UCAS☆1,532Jun 5, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,174Mar 11, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Updated this week
- OpenXuantie - OpenC910 Core☆1,442Jun 28, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,856Aug 6, 2025Updated 10 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆915Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Jun 8, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,845Mar 24, 2021Updated 5 years ago
- Digital Design with Chisel☆920Apr 30, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,679Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Instruction Set Manual☆4,665Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆614Aug 9, 2024Updated last year
- ☆2,092Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,137Sep 10, 2024Updated last year
- IC design and development should be faster，simpler and more reliable☆1,999Dec 31, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆333Updated this week
- Spike, a RISC-V ISA Simulator☆3,141Updated this week
- GNU toolchain for RISC-V, including GCC☆4,527Jun 6, 2026Updated last week
- A template project for beginning new Chisel work☆702Feb 24, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆651Aug 13, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Updated this week
- Modern co-simulation framework for RISC-V CPUs☆178Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,658Updated this week
- Scala based HDL☆2,000Updated this week
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Random instruction generator for RISC-V processor verification☆1,310Apr 3, 2026Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- OpenTitan: Open source silicon root of trust☆3,447Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- Circuit IR Compilers and Tools☆2,159Updated this week
- Yosys Open SYnthesis Suite☆4,531Updated this week