Open-source high-performance RISC-V processor
☆7,035May 25, 2026Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for XiangShan☆436Updated this week
- Chisel: A Modern Hardware Design Language☆4,661May 17, 2026Updated last week
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,528Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week
- OpenXuantie - OpenC910 Core☆1,433Jun 28, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,833Aug 6, 2025Updated 9 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,843Mar 24, 2021Updated 5 years ago
- Digital Design with Chisel☆915Apr 30, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Instruction Set Manual☆4,631Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆610Aug 9, 2024Updated last year
- ☆2,026Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,135Sep 10, 2024Updated last year
- IC design and development should be faster，simpler and more reliable☆1,996Dec 31, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆328Updated this week
- Spike, a RISC-V ISA Simulator☆3,115Updated this week
- GNU toolchain for RISC-V, including GCC☆4,496May 19, 2026Updated last week
- A template project for beginning new Chisel work☆700Feb 24, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VeeR EH1 core☆945May 29, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆641Aug 13, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆175Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- The official repository for the gem5 computer-system architecture simulator.☆2,608Updated this week
- Scala based HDL☆1,988May 9, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- OpenTitan: Open source silicon root of trust☆3,376May 19, 2026Updated last week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- Circuit IR Compilers and Tools☆2,129May 19, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,464Updated this week