Open-source high-performance RISC-V processor
☆7,156Jul 24, 2026Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- Documentation for XiangShan☆443Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- OpenXuantie - OpenC910 Core☆1,459Jun 28, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- RISC-V SoC designed by students in UCAS☆1,537Jun 5, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,890Aug 6, 2025Updated 11 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆932Jul 8, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- ☆2,167Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,767Updated this week
- RISC-V Instruction Set Manual☆4,726Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,201Feb 11, 2026Updated 5 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,180Updated this week
- Digital Design with Chisel☆922Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,143Sep 10, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,569Jul 15, 2026Updated last week
- IC design and development should be faster，simpler and more reliable☆2,002Dec 31, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆338Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,984Jul 14, 2026Updated last week
- VeeR EH1 core☆959Jul 16, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,405Jun 30, 2026Updated 3 weeks ago
- The official repository for the gem5 computer-system architecture simulator.☆2,725Updated this week
- 32-bit Superscalar RISC-V CPU☆1,283Sep 18, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- Scala based HDL☆2,020Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆661Aug 13, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆183Updated this week
- OpenTitan: Open source silicon root of trust☆3,560Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- Circuit IR Compilers and Tools☆2,206Updated this week