OpenXiangShan / XiangShanView external linksLinks
Open-source high-performance RISC-V processor
☆6,873Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below
Sorting:
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- Documentation for XiangShan☆432Feb 5, 2026Updated last week
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,133Feb 6, 2026Updated last week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated 3 weeks ago
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- OpenXuantie - OpenC910 Core☆1,388Jun 28, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,342Feb 6, 2026Updated last week
- ☆1,885Updated this week
- Digital Design with Chisel☆895Updated this week
- RISC-V Instruction Set Manual☆4,488Updated this week
- Spike, a RISC-V ISA Simulator☆3,017Feb 4, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,811Mar 24, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆309Jan 30, 2026Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,109Sep 10, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,360Jan 23, 2026Updated 3 weeks ago
- IC design and development should be faster，simpler and more reliable☆1,988Dec 31, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- Scala based HDL☆1,918Feb 5, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,460Updated this week
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,272Updated this week
- Circuit IR Compilers and Tools☆2,031Updated this week
- OpenTitan: Open source silicon root of trust☆3,132Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆993Feb 3, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆11,290Aug 18, 2024Updated last year