Alternatives and similar repositories for XiangShan:

Users that are interested in XiangShan are comparing it to the libraries listed below

• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,412Updated this week
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,449Updated 3 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,440Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,655Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,865Updated last week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,245Updated this week
• vortexgpgpu / vortex
  ☆1,476Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,280Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,817Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆3,860Updated this week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,020Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,830Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,260Updated 9 months ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆412Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,732Updated 2 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,430Updated 9 months ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,068Updated 5 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,467Updated 6 months ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,706Updated 4 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,514Updated 2 weeks ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,019Updated last year
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆725Updated this week
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,214Updated last year
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,921Updated 3 years ago
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,493Updated this week
• lowRISC / opentitan
  OpenTitan: Open source silicon root of trust
  ☆2,776Updated this week
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,788Updated this week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,174Updated this week
• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆2,845Updated 3 weeks ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆870Updated 4 years ago