Alternatives and similar repositories for XiangShan

Users that are interested in XiangShan are comparing it to the libraries listed below

• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,368Updated this week
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,474Updated 2 weeks ago
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,198Updated last week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,790Updated this week
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,966Updated 3 years ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,514Updated 2 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,565Updated last week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,299Updated last year
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,954Updated 3 months ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,750Updated 4 years ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,040Updated last year
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,877Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,930Updated last week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,080Updated last week
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,286Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,842Updated last month
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆421Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,579Updated this week
• vortexgpgpu / vortex
  ☆1,625Updated this week
• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆3,006Updated 3 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,030Updated this week
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆786Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,840Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,119Updated last week
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆2,132Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,386Updated last month
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,059Updated 8 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,058Updated 11 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,452Updated last week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,547Updated 2 weeks ago