Open-source high-performance RISC-V processor
☆7,235Sep 3, 2026Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,773Updated this week
- Documentation for XiangShan☆445Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,228Updated this week
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,375Aug 19, 2026Updated 2 weeks ago
- RISC-V SoC designed by students in UCAS☆1,545Aug 18, 2026Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,906Aug 6, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,091Updated this week
- ☆2,234Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,894Updated this week
- RISC-V Instruction Set Manual☆4,803Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,241Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,851Mar 24, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,215Updated this week
- Digital Design with Chisel☆931Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,150Sep 10, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,598Aug 27, 2026Updated last week
- IC design and development should be faster，simpler and more reliable☆2,014Dec 31, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆347Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,371Jul 31, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- Berkeley's Spatial Array Generator☆1,446Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,033Updated this week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- The official repository for the gem5 computer-system architecture simulator.☆2,787Updated this week
- 32-bit Superscalar RISC-V CPU☆1,299Sep 18, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,679Aug 27, 2026Updated last week
- Scala based HDL☆2,033Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆669Aug 13, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Random instruction generator for RISC-V processor verification☆1,351Apr 3, 2026Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,197Aug 18, 2026Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆183Updated this week
- OpenTitan: Open source silicon root of trust☆3,626Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- Circuit IR Compilers and Tools☆2,231Updated this week