Open-source high-performance RISC-V processor
☆6,885Mar 3, 2026Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below
Sorting:
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- Documentation for XiangShan☆433Updated this week
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- OpenXuantie - OpenC910 Core☆1,391Jun 28, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- ☆1,908Updated this week
- Digital Design with Chisel☆899Feb 26, 2026Updated last week
- RISC-V Instruction Set Manual☆4,514Updated this week
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆312Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 3 weeks ago
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- The official repository for the gem5 computer-system architecture simulator.☆2,480Updated this week
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Circuit IR Compilers and Tools☆2,050Updated this week
- OpenTitan: Open source silicon root of trust☆3,175Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 25, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- Berkeley's Spatial Array Generator☆1,225Feb 27, 2026Updated last week