Open-source high-performance RISC-V processor
☆7,106Jun 29, 2026Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for XiangShan☆442Jun 24, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,701Jun 28, 2026Updated last week
- Rocket Chip Generator☆3,803Jun 2, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,534Jun 5, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Jun 26, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,309Jun 26, 2026Updated last week
- OpenXuantie - OpenC910 Core☆1,448Jun 28, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 10 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆922Jun 27, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Jun 27, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- Digital Design with Chisel☆923Jun 15, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,707Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V Instruction Set Manual☆4,685Jun 26, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- ☆2,134Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- IC design and development should be faster，simpler and more reliable☆2,002Dec 31, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆334Updated this week
- Spike, a RISC-V ISA Simulator☆3,163Jun 26, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,553Jun 6, 2026Updated 3 weeks ago
- A template project for beginning new Chisel work☆702Feb 24, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆659Aug 13, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 3 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆181Jun 27, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- The official repository for the gem5 computer-system architecture simulator.☆2,674Jun 26, 2026Updated last week
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,183Updated this week
- OpenTitan: Open source silicon root of trust☆3,502Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- Circuit IR Compilers and Tools☆2,173Updated this week
- Yosys Open SYnthesis Suite☆4,553Jun 27, 2026Updated last week