Alternatives and similar repositories for XiangShan

Users that are interested in XiangShan are comparing it to the libraries listed below

• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,441Updated this week
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,480Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,572Updated last month
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,858Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,981Updated 5 months ago
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,306Updated this week
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,970Updated 3 years ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,767Updated 4 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,331Updated last year
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,992Updated last week
• vortexgpgpu / vortex
  ☆1,695Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,110Updated last week
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆2,232Updated this week
• lowRISC / opentitan
  OpenTitan: Open source silicon root of trust
  ☆2,985Updated last week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,177Updated 3 weeks ago
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,930Updated this week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,624Updated 2 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,046Updated last year
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆426Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,638Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,892Updated 3 months ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,309Updated last year
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,857Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,715Updated last year
• steveicarus / iverilog
  Icarus Verilog
  ☆3,183Updated last week
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆810Updated last week
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,945Updated 3 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,419Updated 3 months ago
• The-OpenROAD-Project / OpenROAD
  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
  ☆2,210Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,166Updated 2 years ago