Alternatives and similar repositories for XiangShan:

Users that are interested in XiangShan are comparing it to the libraries listed below

• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,420Updated 2 weeks ago
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,092Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆3,684Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,313Updated last month
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,669Updated this week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆3,807Updated this week
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,649Updated 3 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,194Updated 6 months ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,538Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,784Updated 3 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,721Updated this week
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,033Updated 2 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆992Updated 10 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,361Updated 3 months ago
• lowRISC / opentitan
  OpenTitan: Open source silicon root of trust
  ☆2,636Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,545Updated 2 months ago
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆1,792Updated this week
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,146Updated last year
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,712Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,337Updated this week
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,882Updated 3 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,152Updated 2 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,173Updated last week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,115Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,216Updated 6 months ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆394Updated this week
• vortexgpgpu / vortex
  ☆1,336Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,706Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆855Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,441Updated this week