Open-source high-performance RISC-V processor
☆7,186Aug 13, 2026Updated this week
Alternatives and similar repositories for XiangShan
Users that are interested in XiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,841Jun 2, 2026Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,756Updated this week
- Documentation for XiangShan☆444Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,216Updated this week
- OpenXuantie - OpenC910 Core☆1,462Jun 28, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,354Jul 29, 2026Updated 2 weeks ago
- RISC-V SoC designed by students in UCAS☆1,542Jun 5, 2026Updated 2 months ago
- The Ultra-Low Power RISC-V Core☆1,895Aug 6, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆937Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,064Updated this week
- ☆2,204Aug 5, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,840Updated this week
- RISC-V Instruction Set Manual☆4,755Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,194Updated this week
- Digital Design with Chisel☆926Jul 21, 2026Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,149Sep 10, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,584Updated this week
- IC design and development should be faster，simpler and more reliable☆2,006Dec 31, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆340Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,328Jul 31, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Berkeley's Spatial Array Generator☆1,424Jun 30, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,008Updated this week
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- The official repository for the gem5 computer-system architecture simulator.☆2,754Updated this week
- 32-bit Superscalar RISC-V CPU☆1,289Sep 18, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,654Aug 5, 2026Updated last week
- Scala based HDL☆2,026Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆663Aug 13, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Random instruction generator for RISC-V processor verification☆1,342Apr 3, 2026Updated 4 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,190Jul 15, 2026Updated 3 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆182Updated this week
- OpenTitan: Open source silicon root of trust☆3,590Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- Circuit IR Compilers and Tools☆2,216Updated this week