Alternatives and similar repositories for XiangShan

Users that are interested in XiangShan are comparing it to the libraries listed below

• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,465Updated 6 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,925Updated last month
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,478Updated last month
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,310Updated this week
• vortexgpgpu / vortex
  ☆1,556Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,883Updated 2 weeks ago
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,140Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,733Updated this week
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,266Updated last year
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,528Updated 8 months ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆417Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,527Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,808Updated 3 weeks ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,285Updated last year
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,019Updated 7 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,354Updated last week
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,957Updated 3 years ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,378Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆3,998Updated 2 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,967Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,486Updated 3 years ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,729Updated 4 years ago
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,831Updated 4 months ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,223Updated last week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,035Updated last year
• VerticalResearchGroup / miaow
  An open source GPU based off of the AMD Southern Islands ISA.
  ☆1,185Updated 7 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,169Updated 2 years ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,809Updated this week
• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆2,955Updated last month
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,846Updated this week