OSCPU / NutShell
RISC-V SoC designed by students in UCAS
☆1,443Updated 2 months ago
Alternatives and similar repositories for NutShell:
Users that are interested in NutShell are comparing it to the libraries listed below
- Documentation for XiangShan☆409Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,691Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,441Updated 5 months ago
- ☆122Updated 2 years ago
- IC design and development should be faster,simpler and more reliable☆1,915Updated 3 years ago
- 关于RISC-V你所需要知道的一切☆552Updated last year
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆592Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,237Updated 8 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆712Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,018Updated 6 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,848Updated last week
- RISC-V CPU Core (RV32IM)☆1,398Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,159Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆867Updated 4 years ago
- A RISC-V ELF psABI Document☆758Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆710Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,792Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆920Updated this week
- A very simple and easy to understand RISC-V core.☆1,191Updated last year
- 32-bit Superscalar RISC-V CPU☆972Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆2,626Updated last week
- RISC-V Opcodes☆734Updated this week
- VeeR EH1 core☆864Updated last year
- A template project for beginning new Chisel work☆624Updated last month
- RISC-V Proxy Kernel☆614Updated last month
- ☆369Updated last year
- 为推广RISC-V尽些薄力☆311Updated last year
- Random instruction generator for RISC-V processor verification☆1,081Updated last month
- ☆957Updated 3 weeks ago