OSCPU / NutShellLinks
RISC-V SoC designed by students in UCAS
☆1,506Updated 3 weeks ago
Alternatives and similar repositories for NutShell
Users that are interested in NutShell are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆432Updated this week
- 关于RISC-V你所需要知道的一切☆559Updated 2 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Updated 5 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,811Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,725Updated 6 months ago
- A very simple and easy to understand RISC-V core.☆1,374Updated 2 years ago
- IC design and development should be faster,simpler and more reliable☆1,986Updated 4 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,174Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆865Updated last week
- ☆127Updated 3 years ago
- 为推广RISC-V尽些薄力☆312Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,387Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,067Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,107Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,047Updated 3 weeks ago
- ☆1,117Updated 2 weeks ago
- The Ultra-Low Power RISC Core☆49Updated 6 years ago
- RISC-V Cores, SoC platforms and SoCs☆908Updated 4 years ago
- A RISC-V ELF psABI Document☆829Updated last week
- NJU Virtual Board☆299Updated 5 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,128Updated last week
- Digital Design with Chisel☆893Updated 2 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆308Updated last week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆624Updated last year
- educational microarchitectures for risc-v isa☆732Updated 5 months ago
- RISC-V Assembly Programmer's Manual☆1,602Updated this week
- Spike, a RISC-V ISA Simulator☆3,011Updated last week
- Working draft of the proposed RISC-V V vector extension☆1,067Updated last year
- 《从头写一个RISC-V OS》课程配套的资源☆1,094Updated 9 months ago