Alternatives and similar repositories for NutShell:

Users that are interested in NutShell are comparing it to the libraries listed below

• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆397Updated last week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,378Updated 3 months ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆549Updated last year
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,150Updated last year
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,654Updated 3 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,792Updated 3 months ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆672Updated 3 weeks ago
• OSCPU / NutShell-doc
  ☆119Updated 2 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,001Updated 4 months ago
• trivialmips / nontrivial-mips
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆582Updated 4 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,196Updated 7 months ago
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,884Updated 3 years ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆309Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆558Updated 5 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆895Updated last week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,337Updated 3 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆800Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆698Updated 5 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆856Updated 3 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,152Updated 2 years ago
• OpenXiangShan / NEMU
  ☆253Updated this week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆708Updated 3 years ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,730Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆840Updated last year
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆501Updated 5 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,328Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,351Updated this week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,698Updated 2 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,345Updated 2 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,191Updated last week