RISC-V SoC designed by students in UCAS
☆1,561Oct 27, 2026Updated this week
Alternatives and similar repositories for NutShell
Users that are interested in NutShell are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆126Jul 2, 2022Updated 4 years ago
- Open-source high-performance RISC-V processor☆7,355Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- A template project for beginning new Chisel work☆710Feb 24, 2026Updated 8 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,171Sep 21, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,273Oct 8, 2026Updated 3 weeks ago
- Digital Design with Chisel☆944Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆969Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆352Updated this week
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- Chisel: A Modern Hardware Design Language☆4,825Updated this week
- Documentation for XiangShan☆448Oct 15, 2026Updated 2 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The Ultra-Low Power RISC-V Core☆1,960Sep 25, 2026Updated last month
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆677Aug 13, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,441Oct 17, 2026Updated last week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- ☆100Updated this week
- ☆73Updated this week
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,131Aug 12, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆186Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆54Mar 31, 2026Updated 6 months ago
- 一生一芯的信息发布和内容网站☆140Nov 21, 2023Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆609Jul 7, 2020Updated 6 years ago
- NJU Virtual Board☆342Oct 12, 2026Updated 2 weeks ago
- ☆10Nov 12, 2019Updated 6 years ago
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilator open-source SystemVerilog simulator and lint system☆4,041Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆101Aug 29, 2023Updated 3 years ago
- chisel tutorial exercises and answers☆758Jan 6, 2022Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- Open-source high-performance non-blocking cache☆102Jun 17, 2026Updated 4 months ago
- ☆168Jul 16, 2021Updated 5 years ago
- ☆68Aug 5, 2024Updated 2 years ago