OSCPU / NutShellLinks
RISC-V SoC designed by students in UCAS
☆1,487Updated this week
Alternatives and similar repositories for NutShell
Users that are interested in NutShell are comparing it to the libraries listed below
Sorting:
- 关于RISC-V你所需要知道的一切☆559Updated 2 years ago
- Documentation for XiangShan☆425Updated this week
- The Ultra-Low Power RISC-V Core☆1,644Updated 3 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,773Updated 4 years ago
- A very simple and easy to understand RISC-V core.☆1,322Updated 2 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆603Updated 5 years ago
- IC design and development should be faster,simpler and more reliable☆1,971Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,342Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,080Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,167Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆824Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,006Updated 6 months ago
- ☆124Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆598Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,029Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,572Updated 4 years ago
- 为推广RISC-V尽些薄力☆312Updated 2 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,002Updated 3 months ago
- Digital Design with Chisel☆870Updated this week
- 中文版 Parallel Programming for FPGAs☆755Updated last year
- chisel tutorial exercises and answers☆734Updated 3 years ago
- educational microarchitectures for risc-v isa☆723Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,121Updated 4 years ago
- Rocket Chip Generator☆3,612Updated 2 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆603Updated last year
- NJU Virtual Board☆294Updated 2 months ago
- ☆1,080Updated last week
- The Ultra-Low Power RISC Core☆49Updated 6 years ago
- A template project for beginning new Chisel work☆670Updated last month
- A RISC-V ELF psABI Document☆814Updated last week