RISC-V SoC designed by students in UCAS
☆1,542Jun 5, 2026Updated 2 months ago
Alternatives and similar repositories for NutShell
Users that are interested in NutShell are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆126Jul 2, 2022Updated 4 years ago
- Open-source high-performance RISC-V processor☆7,182Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- Digital Design with Chisel☆925Jul 21, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,147Sep 10, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆182Updated this week
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆935Updated this week
- Documentation for XiangShan☆443Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆340Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,350Jul 29, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,893Aug 6, 2025Updated last year
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,117Nov 14, 2025Updated 8 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- ☆71Jul 30, 2026Updated last week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆662Aug 13, 2024Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆183Jul 12, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆96Updated this week
- 一生一芯的信息发布和内容网站☆137Nov 21, 2023Updated 2 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆608Jul 7, 2020Updated 6 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- ☆168Jul 16, 2021Updated 5 years ago
- OpenXuantie - OpenC910 Core☆1,462Jun 28, 2024Updated 2 years ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆52Mar 31, 2026Updated 4 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilator open-source SystemVerilog simulator and lint system☆3,826Updated this week
- ☆67Aug 5, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- NJU Virtual Board☆325Mar 24, 2026Updated 4 months ago
- Spike, a RISC-V ISA Simulator☆3,189Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week