RISC-V SoC designed by students in UCAS
☆1,560Sep 22, 2026Updated 2 weeks ago
Alternatives and similar repositories for NutShell
Users that are interested in NutShell are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆126Jul 2, 2022Updated 4 years ago
- Open-source high-performance RISC-V processor☆7,295Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- Digital Design with Chisel☆940Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rocket Chip Generator☆3,881Sep 13, 2026Updated 3 weeks ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,163Sep 21, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- Modern co-simulation framework for RISC-V CPUs☆187Updated this week
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆955Sep 29, 2026Updated last week
- Documentation for XiangShan☆445Sep 30, 2026Updated last week
- Super fast RISC-V ISA emulator for XiangShan processor☆352Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,414Updated this week
- The Ultra-Low Power RISC-V Core☆1,934Sep 25, 2026Updated last week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,129Aug 12, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- ☆73Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆672Aug 13, 2024Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆183Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆99Updated this week
- 一生一芯的信息发布和内容网站☆139Nov 21, 2023Updated 2 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆609Jul 7, 2020Updated 6 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- ☆168Jul 16, 2021Updated 5 years ago
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆53Mar 31, 2026Updated 6 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilator open-source SystemVerilog simulator and lint system☆3,990Updated this week
- ☆67Aug 5, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆219Sep 24, 2026Updated 2 weeks ago
- NJU Virtual Board☆337Aug 20, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,239Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week