RISC-V SoC designed by students in UCAS
☆1,508Jan 14, 2026Updated last month
Alternatives and similar repositories for NutShell
Users that are interested in NutShell are comparing it to the libraries listed below
Sorting:
- ☆127Jul 2, 2022Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,875Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,814Mar 24, 2021Updated 4 years ago
- Digital Design with Chisel☆894Feb 19, 2026Updated last week
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,685Feb 17, 2026Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated 3 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- Super fast RISC-V ISA emulator for XiangShan processor☆310Feb 14, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- Documentation for XiangShan☆432Feb 17, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,143Feb 20, 2026Updated last week
- educational microarchitectures for risc-v isa☆739Sep 1, 2025Updated 5 months ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,091Nov 14, 2025Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Jul 7, 2020Updated 5 years ago
- ☆93Sep 30, 2025Updated 4 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- ☆71Feb 2, 2026Updated 3 weeks ago
- 一生一芯的信息发布和内容网站☆136Nov 21, 2023Updated 2 years ago
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,023Feb 13, 2026Updated 2 weeks ago
- ☆169Jul 16, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,363Feb 20, 2026Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- NJU Virtual Board☆300Sep 5, 2025Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- A very simple and easy to understand RISC-V core.☆1,391Nov 9, 2023Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆198Oct 14, 2024Updated last year
- ☆10Nov 12, 2019Updated 6 years ago
- GNU toolchain for RISC-V, including GCC☆4,368Feb 13, 2026Updated 2 weeks ago