OSCPU / NutShellLinks
RISC-V SoC designed by students in UCAS
☆1,482Updated last week
Alternatives and similar repositories for NutShell
Users that are interested in NutShell are comparing it to the libraries listed below
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,769Updated 4 years ago
- IC design and development should be faster,simpler and more reliable☆1,970Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,628Updated 2 months ago
- 关于RISC-V你所需要知道的一切☆559Updated 2 years ago
- Documentation for XiangShan☆426Updated last week
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆601Updated 5 years ago
- A very simple and easy to understand RISC-V core.☆1,313Updated last year
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆816Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- ☆123Updated 3 years ago
- 为推广RISC-V尽些薄力☆312Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,987Updated 5 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆997Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- Digital Design with Chisel☆867Updated this week
- RISC-V CPU Core (RV32IM)☆1,554Updated 4 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,166Updated 2 years ago
- chisel tutorial exercises and answers☆733Updated 3 years ago
- 中文版 Parallel Programming for FPGAs☆753Updated last year
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- NJU Virtual Board☆291Updated last month
- A template project for beginning new Chisel work☆664Updated last month
- educational microarchitectures for risc-v isa☆720Updated last month
- Chisel: A Modern Hardware Design Language☆4,448Updated this week
- Must-have verilog systemverilog modules☆1,859Updated 2 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆595Updated last year
- Rocket Chip Generator☆3,585Updated last month
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago