RISC-V SoC designed by students in UCAS
☆1,516Jan 14, 2026Updated 2 months ago
Alternatives and similar repositories for NutShell
Users that are interested in NutShell are comparing it to the libraries listed below
Sorting:
- ☆127Jul 2, 2022Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,904Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- Digital Design with Chisel☆899Updated this week
- A template project for beginning new Chisel work☆694Feb 24, 2026Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,117Sep 10, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,105Mar 11, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Updated this week
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- Documentation for XiangShan☆434Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆314Mar 11, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,176Mar 8, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,092Nov 14, 2025Updated 4 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- ☆71Feb 2, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- ☆94Sep 30, 2025Updated 5 months ago
- ☆10Nov 12, 2019Updated 6 years ago
- 一生一芯的信息发布和内容网站☆136Nov 21, 2023Updated 2 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Jul 7, 2020Updated 5 years ago
- ☆169Jul 16, 2021Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 3 months ago
- ☆66Aug 5, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- NJU Virtual Board☆304Sep 5, 2025Updated 6 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,034Feb 26, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- A very simple and easy to understand RISC-V core.☆1,428Nov 9, 2023Updated 2 years ago