RISC-V CPU Core (RV32IM)
☆1,668Sep 18, 2021Updated 4 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- Basic RISC-V Test SoC☆180Apr 7, 2019Updated 6 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆352Jan 12, 2018Updated 8 years ago
- RISC-V Cores, SoC platforms and SoCs☆918Mar 26, 2021Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆228Aug 25, 2020Updated 5 years ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- ☆1,145Jan 22, 2026Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- A very simple and easy to understand RISC-V core.☆1,428Nov 9, 2023Updated 2 years ago
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆110Sep 18, 2021Updated 4 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆148Dec 2, 2019Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,059Feb 14, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- ☆660Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- Verilog implementation of a RISC-V core☆139Oct 11, 2018Updated 7 years ago