ultraembedded / riscv
RISC-V CPU Core (RV32IM)
☆1,417Updated 3 years ago
Alternatives and similar repositories for riscv:
Users that are interested in riscv are comparing it to the libraries listed below
- 32-bit Superscalar RISC-V CPU☆989Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,045Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,512Updated 2 weeks ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆929Updated this week
- The Ultra-Low Power RISC-V Core☆1,467Updated 6 months ago
- ☆972Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆906Updated 5 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,729Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,092Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,280Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,252Updated last week
- RISC-V Cores, SoC platforms and SoCs☆870Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,551Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,812Updated this week
- VeeR EH1 core☆867Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,422Updated 9 months ago
- OpenXuantie - OpenC910 Core☆1,257Updated 9 months ago
- A small, light weight, RISC CPU soft core☆1,378Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,862Updated last week
- Digital Design with Chisel☆824Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,027Updated 7 months ago
- The OpenPiton Platform☆695Updated last month
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,438Updated this week
- Verilog AXI components for FPGA implementation☆1,680Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆649Updated 5 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆569Updated 8 months ago
- ☆552Updated 2 weeks ago
- Verilog PCI express components☆1,263Updated 11 months ago
- educational microarchitectures for risc-v isa☆711Updated last month
- RISC-V Tools (ISA Simulator and Tests)☆1,161Updated 2 years ago