RISC-V CPU Core (RV32IM)
☆1,800Sep 18, 2021Updated 5 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,622Sep 4, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,937Sep 25, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,364Sep 21, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,282Sep 27, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,153Updated this week
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,095Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,310Oct 1, 2026Updated last week
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- Basic RISC-V Test SoC☆213Apr 7, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A small, light weight, RISC CPU soft core☆1,590Sep 16, 2026Updated 3 weeks ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆391Jan 12, 2018Updated 8 years ago
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- Rocket Chip Generator☆3,884Sep 13, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- ☆1,249Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,716Sep 24, 2026Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,292Oct 4, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- A very simple and easy to understand RISC-V core.☆1,543Nov 9, 2023Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,637Aug 27, 2026Updated last month
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,100Jul 13, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆113Sep 18, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆203Sep 23, 2026Updated 2 weeks ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆152Dec 2, 2019Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆640Oct 10, 2021Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week