ultraembedded / riscvLinks
RISC-V CPU Core (RV32IM)
☆1,541Updated 4 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,610Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆994Updated last month
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- ☆1,060Updated 3 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- OpenXuantie - OpenC910 Core☆1,321Updated last year
- VeeR EH1 core☆898Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,692Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,413Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,979Updated 4 months ago
- ☆594Updated last week
- Digital Design with Chisel☆863Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆719Updated last month
- Verilog AXI components for FPGA implementation☆1,822Updated 7 months ago
- The OpenPiton Platform☆730Updated last week
- Various HDL (Verilog) IP Cores☆835Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,651Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated last week