RISC-V CPU Core (RV32IM)
☆1,810Sep 18, 2021Updated 5 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,324Sep 18, 2021Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,630Oct 12, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,396Sep 7, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,965Sep 25, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,145Updated this week
- Basic RISC-V Test SoC☆212Apr 7, 2019Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,910Aug 25, 2026Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆392Jan 12, 2018Updated 8 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- Rocket Chip Generator☆3,894Sep 13, 2026Updated last month
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,274Oct 8, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆1,257Oct 19, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,741Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,103Jul 13, 2026Updated 3 months ago
- GNU toolchain for RISC-V, including GCC☆4,655Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A very simple and easy to understand RISC-V core.☆1,557Nov 9, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆736Updated this week
- RISC-V microcontroller IP for embedded, FPGA and ASIC applications☆203Oct 16, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Verilog implementation of a RISC-V core☆154Oct 11, 2018Updated 8 years ago
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week