ultraembedded / riscvLinks
RISC-V CPU Core (RV32IM)
☆1,554Updated 4 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- The Ultra-Low Power RISC-V Core☆1,624Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆997Updated 2 months ago
- ☆1,069Updated last week
- OpenXuantie - OpenC910 Core☆1,331Updated last year
- VeeR EH1 core☆900Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,385Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,420Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,981Updated 5 months ago
- A small, light weight, RISC CPU soft core☆1,465Updated 2 months ago
- Verilog AXI components for FPGA implementation☆1,831Updated 7 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,715Updated last year
- SERV - The SErial RISC-V CPU☆1,659Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,892Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,166Updated 2 years ago
- Verilog PCI express components☆1,446Updated last year
- Digital Design with Chisel☆863Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,638Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- Must-have verilog systemverilog modules☆1,859Updated 2 months ago
- educational microarchitectures for risc-v isa☆720Updated last month
- The OpenPiton Platform☆732Updated 3 weeks ago