ultraembedded / riscv
RISC-V CPU Core (RV32IM)
☆1,255Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for riscv
- 32-bit Superscalar RISC-V CPU☆863Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,371Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆959Updated 3 months ago
- VeeR EH1 core☆818Updated last year
- Random instruction generator for RISC-V processor verification☆1,017Updated 2 months ago
- RISC-V Cores, SoC platforms and SoCs☆836Updated 3 years ago
- ☆891Updated this week
- The Ultra-Low Power RISC-V Core☆1,268Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆860Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,095Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆845Updated this week
- A small, light weight, RISC CPU soft core☆1,299Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,501Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,435Updated 3 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆545Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,639Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,736Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,115Updated 3 weeks ago
- OpenXuantie - OpenC910 Core☆1,161Updated 4 months ago
- ☆514Updated this week
- Digital Design with Chisel☆767Updated this week
- educational microarchitectures for risc-v isa☆687Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,132Updated 4 months ago
- Verilog AXI components for FPGA implementation☆1,499Updated 11 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆976Updated last month
- RISC-V Proxy Kernel☆592Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆624Updated last week
- The OpenPiton Platform☆642Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆620Updated this week
- RISC-V Formal Verification Framework☆584Updated 2 years ago