microdynamics-cpu / tree-core-ideLinks
The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
☆107Updated 2 years ago
Alternatives and similar repositories for tree-core-ide
Users that are interested in tree-core-ide are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆150Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- ☆145Updated this week
- ☆141Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆157Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- ☆158Updated last month
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆209Updated 10 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- ☆63Updated 4 years ago
- ☆64Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago