microdynamics-cpu / tree-core-ide
The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
☆105Updated 2 years ago
Alternatives and similar repositories for tree-core-ide
Users that are interested in tree-core-ide are comparing it to the libraries listed below
Sorting:
- ☆141Updated 4 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- AXI协议规范中文翻译版☆149Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆135Updated 11 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆155Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆61Updated 2 years ago
- ☆144Updated 2 weeks ago
- ☆63Updated 4 years ago
- Implement a bitonic sorting network on FPGA☆44Updated 3 years ago
- OpenXuantie - OpenE902 Core☆145Updated 10 months ago
- upgrade to e203 (a risc-v core)☆43Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆148Updated this week
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆80Updated 4 years ago
- ☆64Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆203Updated last year
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆212Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆92Updated 9 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆96Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- SDRAM controller with AXI4 interface☆92Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- AXI总线连接器☆97Updated 5 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated 6 months ago
- ☆36Updated 6 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆58Updated 3 years ago