microdynamics-cpu / tree-core-ideLinks
The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
☆107Updated 2 years ago
Alternatives and similar repositories for tree-core-ide
Users that are interested in tree-core-ide are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆160Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- ☆143Updated 4 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- ☆148Updated this week
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆161Updated last year
- ☆68Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Vivado诸多IP,包括图像处理等☆225Updated last year
- ☆65Updated 5 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- ☆64Updated 2 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- UVM实战随书源码☆54Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago