ultraembedded / biriscvLinks
32-bit Superscalar RISC-V CPU
☆1,024Updated 3 years ago
Alternatives and similar repositories for biriscv
Users that are interested in biriscv are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- RISC-V CPU Core (RV32IM)☆1,462Updated 3 years ago
- VeeR EH1 core☆878Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,126Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,547Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆701Updated last month
- Common SystemVerilog components☆623Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆915Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,589Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated last week
- ☆1,014Updated last month
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆957Updated last month
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- Various HDL (Verilog) IP Cores☆798Updated 3 years ago
- Verilog AXI components for FPGA implementation☆1,724Updated 3 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,036Updated 8 months ago
- The OpenPiton Platform☆706Updated last week
- SystemVerilog to Verilog conversion☆630Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 6 months ago
- RISC-V Cores, SoC platforms and SoCs☆881Updated 4 years ago
- Verilog PCI express components☆1,312Updated last year
- The Ultra-Low Power RISC-V Core☆1,508Updated 7 months ago
- Digital Design with Chisel☆837Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,409Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- ☆564Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,860Updated this week
- OpenXuantie - OpenC910 Core☆1,274Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago