ultraembedded / biriscv

Related projects ⓘ

Alternatives and complementary repositories for biriscv

• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,274Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆966Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆822Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,113Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,026Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,381Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆771Updated 2 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆624Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆518Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆626Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆866Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆448Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆841Updated 3 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆850Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆544Updated 3 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,442Updated last week
• riscv-non-isa / riscv-arch-test
  ☆516Updated last week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆688Updated 3 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆585Updated 2 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆643Updated last month
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆710Updated 3 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated 3 weeks ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,518Updated 11 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆526Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆981Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆490Updated 10 months ago
• riscv-software-src / riscv-tests
  ☆898Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,140Updated 6 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,167Updated 4 months ago