32-bit Superscalar RISC-V CPU
☆1,282Sep 18, 2021Updated 4 years ago
Alternatives and similar repositories for biriscv
Users that are interested in biriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU Core (RV32IM)☆1,755Sep 18, 2021Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,028Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,274Jun 27, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VeeR EH1 core☆958Jul 16, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,588May 12, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,833Jul 10, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,889Aug 6, 2025Updated 11 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆989Nov 15, 2024Updated last year
- Various HDL (Verilog) IP Cores☆924Jul 1, 2021Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,980Jul 14, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,198Feb 11, 2026Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆822Jul 13, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V CPU Core☆442Jun 24, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- VeeR EH2 core☆273Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- VeeR EL2 Core☆342Updated this week
- Random instruction generator for RISC-V processor verification☆1,327Apr 3, 2026Updated 3 months ago
- Common SystemVerilog components☆766Updated this week
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,629Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆623Jul 2, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,569Dec 8, 2025Updated 7 months ago
- Basic RISC-V Test SoC☆204Apr 7, 2019Updated 7 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,186Updated this week
- ☆2,166Updated this week
- Rocket Chip Generator☆3,822Jun 2, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- ☆323Jan 23, 2026Updated 5 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆136Jul 11, 2025Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆616Oct 10, 2021Updated 4 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆323Jul 2, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆200Updated this week
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,458Jun 28, 2024Updated 2 years ago