ultraembedded / biriscv

Related projects: ⓘ

• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,338Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,199Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆926Updated 2 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆810Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,048Updated last month
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆997Updated 3 weeks ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆821Updated 3 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆494Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆537Updated last month
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,375Updated 3 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆619Updated 8 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆838Updated 4 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆740Updated last month
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆820Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆535Updated 2 weeks ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆597Updated 2 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆626Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆674Updated last month
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆425Updated 2 weeks ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,440Updated 9 months ago
• riscv-non-isa / riscv-arch-test
  ☆501Updated 2 weeks ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,572Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆574Updated 2 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,082Updated 4 months ago
• riscv-software-src / riscv-tests
  ☆873Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆812Updated 2 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆959Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,268Updated 3 weeks ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆688Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆684Updated 3 years ago