32-bit Superscalar RISC-V CPU
☆1,296Sep 18, 2021Updated 4 years ago
Alternatives and similar repositories for biriscv
Users that are interested in biriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU Core (RV32IM)☆1,773Sep 18, 2021Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,196Aug 18, 2026Updated 2 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,087Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,369Jul 31, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,603Updated this week
- SERV - The SErial RISC-V CPU☆1,875Aug 25, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,906Aug 6, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- Various HDL (Verilog) IP Cores☆932Jul 1, 2021Updated 5 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,031Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,237Updated this week
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,280Updated this week
- VeeR EH2 core☆276Jul 20, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,227Updated this week
- VeeR EL2 Core☆344Updated this week
- Random instruction generator for RISC-V processor verification☆1,350Apr 3, 2026Updated 4 months ago
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,672Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,578Aug 19, 2026Updated last week
- Basic RISC-V Test SoC☆209Apr 7, 2019Updated 7 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,246Updated this week
- ☆2,231Updated this week
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- ☆325Jan 23, 2026Updated 7 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆626Oct 10, 2021Updated 4 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆202Aug 11, 2026Updated 2 weeks ago
- Verilog Configurable Cache☆197Jun 10, 2026Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago