32-bit Superscalar RISC-V CPU
☆1,324Sep 18, 2021Updated 5 years ago
Alternatives and similar repositories for biriscv
Users that are interested in biriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU Core (RV32IM)☆1,810Sep 18, 2021Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- The Ultra-Low Power RISC-V Core☆1,965Sep 25, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,396Sep 7, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,630Oct 12, 2026Updated 2 weeks ago
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,145Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,910Aug 25, 2026Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- VeeR EH2 core☆283Oct 6, 2026Updated 3 weeks ago
- Basic RISC-V Test SoC☆212Apr 7, 2019Updated 7 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,274Oct 8, 2026Updated 3 weeks ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆288Nov 6, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,741Updated this week
- VeeR EL2 Core☆349Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆736Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆140Jul 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆328Jan 23, 2026Updated 9 months ago
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago