A very simple and easy to understand RISC-V core.
☆1,543Nov 9, 2023Updated 2 years ago
Alternatives and similar repositories for tinyriscv
Users that are interested in tinyriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Ultra-Low Power RISC-V Core☆1,936Sep 25, 2026Updated 2 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,799Sep 18, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,313Sep 18, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open-source high-performance RISC-V processor☆7,295Updated this week
- IC design and development should be faster，simpler and more reliable☆2,025Dec 31, 2021Updated 4 years ago
- Must-have verilog systemverilog modules☆2,024Mar 12, 2026Updated 6 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,622Sep 4, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- RISC-V SoC designed by students in UCAS☆1,560Sep 22, 2026Updated 2 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆956Sep 29, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,090Updated this week
- Rocket Chip Generator☆3,883Sep 13, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,152Updated this week
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,778May 15, 2022Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- RISC-V CPU simulator for education purposes☆640Sep 29, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- verilog实现TPU中的脉动阵列计算卷积的module☆178May 10, 2025Updated last year
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆442Sep 14, 2023Updated 3 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆612Sep 15, 2023Updated 3 years ago
- AMBA bus lecture material☆556Jan 21, 2020Updated 6 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆80Jan 15, 2023Updated 3 years ago
- 数字IC相关资料☆1,634Jul 1, 2025Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆672Aug 13, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- GNU toolchain for RISC-V, including GCC☆4,636Aug 27, 2026Updated last month
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago