Alternatives and similar repositories for tinyriscv

Users that are interested in tinyriscv are comparing it to the libraries listed below

• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,634Updated 3 months ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆560Updated 2 years ago
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,485Updated this week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,000Updated 2 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,556Updated 4 years ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,771Updated 4 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,864Updated 3 months ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆758Updated last year
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆425Updated this week
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆388Updated 2 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆365Updated 2 years ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆294Updated 2 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆601Updated last year
• ISRC-CAS / riscv-isa-manual-cn
  ☆194Updated last month
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 9 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,336Updated last year
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆711Updated 2 years ago
• plctlab / riscv-operating-system-mooc
  《从头写一个RISC-V OS》课程配套的资源
  ☆1,068Updated 6 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,118Updated 4 years ago
• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆588Updated last week
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆419Updated 2 years ago
• runninglinuxkernel / riscv_programming_practice
  ☆221Updated 2 years ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆811Updated 2 weeks ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,074Updated last year
• WangXuan95 / BSV_Tutorial_cn
  一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
  ☆593Updated 2 years ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,298Updated 4 months ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆820Updated 2 weeks ago
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,971Updated 3 years ago
• XuanTongYao / XT_RISC-V_Soc
  一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。
  ☆41Updated 3 weeks ago
• OSCPU / NutShell-doc
  ☆123Updated 3 years ago