A very simple and easy to understand RISC-V core.
☆1,503Nov 9, 2023Updated 2 years ago
Alternatives and similar repositories for tinyriscv
Users that are interested in tinyriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Ultra-Low Power RISC-V Core☆1,892Aug 6, 2025Updated 11 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,849Mar 24, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,758Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,301Updated this week
- 32-bit Superscalar RISC-V CPU☆1,285Sep 18, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source high-performance RISC-V processor☆7,171Updated this week
- IC design and development should be faster，simpler and more reliable☆2,005Dec 31, 2021Updated 4 years ago
- Must-have verilog systemverilog modules☆2,002Mar 12, 2026Updated 4 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,594May 12, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,213Feb 11, 2026Updated 5 months ago
- RISC-V SoC designed by students in UCAS☆1,541Jun 5, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆935Jul 8, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,999Jul 28, 2026Updated last week
- Rocket Chip Generator☆3,835Jun 2, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,054Updated this week
- Verilog AXI components for FPGA implementation☆2,103Feb 27, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,599May 15, 2022Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,461Jun 28, 2024Updated 2 years ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,365Jul 23, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,271May 29, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,344Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,208Jul 22, 2026Updated last week
- RISC-V CPU simulator for education purposes☆621Jul 18, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,745Updated this week
- verilog实现TPU中的脉动阵列计算卷积的module☆174May 10, 2025Updated last year
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆441Sep 14, 2023Updated 2 years ago
- AMBA bus lecture material☆545Jan 21, 2020Updated 6 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆610Sep 15, 2023Updated 2 years ago
- VeeR EH1 core☆960Jul 16, 2026Updated 2 weeks ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆79Jan 15, 2023Updated 3 years ago
- 数字IC相关资料☆1,552Jul 1, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆662Aug 13, 2024Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- RISC-V CPU Core☆442Jun 24, 2025Updated last year
- GNU toolchain for RISC-V, including GCC☆4,578Jul 15, 2026Updated 2 weeks ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,645Updated this week