liangkangnan / tinyriscv
A very simple and easy to understand RISC-V core.
☆1,150Updated last year
Alternatives and similar repositories for tinyriscv:
Users that are interested in tinyriscv are comparing it to the libraries listed below
- The Ultra-Low Power RISC-V Core☆1,378Updated 3 months ago
- 关于RISC-V你所需要知道的一切☆549Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,654Updated 3 years ago
- All in one vscode plugin for HDL development☆452Updated last week
- 在vscode上的数字设计开发插件☆348Updated 2 years ago
- Documentation for XiangShan☆397Updated last week
- Must-have verilog systemverilog modules☆1,698Updated 2 months ago
- RISC-V CPU Core (RV32IM)☆1,337Updated 3 years ago
- 《从头写一个RISC-V OS》课程配套的资源☆942Updated 7 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆895Updated last week
- NJU Virtual Board☆249Updated last month
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆501Updated 5 months ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆549Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆514Updated last year
- RISC-V SoC designed by students in UCAS☆1,423Updated last month
- An exquisite superscalar RV32GC processor.☆149Updated 2 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆672Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,001Updated 4 months ago
- 数字IC相关资料☆1,048Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,196Updated 7 months ago
- HDLBits website practices & solutions☆705Updated last year
- ☆129Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,152Updated 2 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆370Updated last year
- 32-bit Superscalar RISC-V CPU☆926Updated 3 years ago
- ☆253Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆558Updated 5 months ago
- RISC-V CPU simulator for education purposes