A very simple and easy to understand RISC-V core.
☆1,464Nov 9, 2023Updated 2 years ago
Alternatives and similar repositories for tinyriscv
Users that are interested in tinyriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Ultra-Low Power RISC-V Core☆1,831Aug 6, 2025Updated 9 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,839Mar 24, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,718Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,134Jun 27, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,241Sep 18, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source high-performance RISC-V processor☆7,013Updated this week
- IC design and development should be faster，simpler and more reliable☆1,992Dec 31, 2021Updated 4 years ago
- Must-have verilog systemverilog modules☆1,955Mar 12, 2026Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,550Updated this week
- RISC-V SoC designed by students in UCAS☆1,526Apr 28, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,140Feb 11, 2026Updated 3 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆904Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,868Updated this week
- Rocket Chip Generator☆3,768Apr 21, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,418May 15, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,922Updated this week
- Verilog AXI components for FPGA implementation☆2,037Feb 27, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,226Apr 17, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,241Apr 29, 2026Updated last week
- RISC-V CPU simulator for education purposes☆618Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆608Aug 9, 2024Updated last year
- OpenXuantie - OpenC910 Core☆1,432Jun 28, 2024Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆78Jan 15, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆438Sep 14, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,152Mar 11, 2026Updated 2 months ago
- VeeR EH1 core☆939May 29, 2023Updated 2 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆607Sep 15, 2023Updated 2 years ago
- AMBA bus lecture material☆532Jan 21, 2020Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆168May 10, 2025Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆636Aug 13, 2024Updated last year
- 数字IC相关资料☆1,448Jul 1, 2025Updated 10 months ago
- Chisel: A Modern Hardware Design Language☆4,656Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆233Aug 25, 2020Updated 5 years ago
- RISC-V CPU Core☆427Jun 24, 2025Updated 10 months ago
- GNU toolchain for RISC-V, including GCC☆4,471May 6, 2026Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆130Aug 28, 2019Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,568Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,072Apr 24, 2026Updated 2 weeks ago