liangkangnan / tinyriscvView external linksLinks
A very simple and easy to understand RISC-V core.
☆1,387Nov 9, 2023Updated 2 years ago
Alternatives and similar repositories for tinyriscv
Users that are interested in tinyriscv are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,811Mar 24, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Must-have verilog systemverilog modules☆1,929Aug 2, 2025Updated 6 months ago
- Open-source high-performance RISC-V processor☆6,873Updated this week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,208Feb 8, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Feb 10, 2026Updated last week
- RISC-V CPU simulator for education purposes☆606Updated this week
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,261May 15, 2022Updated 3 years ago
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆428Sep 14, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆602Sep 15, 2023Updated 2 years ago
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- OpenXuantie - OpenC910 Core☆1,388Jun 28, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,364Updated this week
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆75Jan 15, 2023Updated 3 years ago
- 数字IC相关资料☆1,374Jul 1, 2025Updated 7 months ago
- 《从头写一个RISC-V OS》课程配套的资源☆1,096Apr 28, 2025Updated 9 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,050Updated this week