Alternatives and similar repositories for tinyriscv

Users that are interested in tinyriscv are comparing it to the libraries listed below

• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,715Updated 5 months ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆559Updated 2 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆394Updated 3 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,911Updated 5 months ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆775Updated 2 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,046Updated 2 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,631Updated 4 years ago
• WangXuan95 / BSV_Tutorial_cn
  一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
  ☆599Updated 2 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆765Updated 2 years ago
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,505Updated 2 weeks ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,806Updated 4 years ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆220Updated 3 months ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,363Updated 7 months ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆371Updated 2 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆761Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆297Updated 4 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,173Updated 4 years ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆622Updated last year
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆432Updated last week
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆427Updated 2 years ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆864Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,107Updated last year
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,384Updated last year
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆723Updated 2 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,945Updated 11 months ago
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,983Updated 4 years ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆77Updated 9 months ago
• Digital-EDA / Digital-IDE
  All in one vscode plugin for HDL development
  ☆1,017Updated 8 months ago
• OSCPU / ysyx-workbench
  ☆160Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,518Updated last year