Alternatives and similar repositories for tinyriscv:

Users that are interested in tinyriscv are comparing it to the libraries listed below

• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆556Updated 2 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,470Updated 6 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆936Updated this week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,762Updated 2 weeks ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆368Updated 2 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆729Updated last year
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,706Updated 4 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,422Updated 3 years ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆556Updated 8 months ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,117Updated 4 years ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆272Updated this week
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,449Updated 3 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆581Updated last year
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆412Updated last week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,260Updated 9 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆997Updated 3 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆348Updated last year
• plctlab / riscv-operating-system-mooc
  《从头写一个RISC-V OS》课程配套的资源
  ☆987Updated 10 months ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆540Updated 2 years ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,430Updated 9 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,692Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,272Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,732Updated 2 months ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆723Updated 8 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆776Updated 3 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,027Updated 7 months ago
• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆547Updated last week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆571Updated 8 months ago
• WangXuan95 / BSV_Tutorial_cn
  一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
  ☆566Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,256Updated 2 weeks ago