A very simple and easy to understand RISC-V core.
☆1,408Nov 9, 2023Updated 2 years ago
Alternatives and similar repositories for tinyriscv
Users that are interested in tinyriscv are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,656Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- Open-source high-performance RISC-V processor☆6,885Updated this week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated 2 months ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,232Feb 18, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- RISC-V CPU simulator for education purposes☆609Feb 12, 2026Updated 3 weeks ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,286May 15, 2022Updated 3 years ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆429Sep 14, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆604Sep 15, 2023Updated 2 years ago
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- AMBA bus lecture material☆515Jan 21, 2020Updated 6 years ago
- OpenXuantie - OpenC910 Core☆1,391Jun 28, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,386Feb 13, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 3 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆75Jan 15, 2023Updated 3 years ago
- 数字IC相关资料☆1,388Jul 1, 2025Updated 8 months ago
- 《从头写一个RISC-V OS》课程配套的资源☆1,097Apr 28, 2025Updated 10 months ago