liangkangnan / tinyriscv
A very simple and easy to understand RISC-V core.
☆1,104Updated last year
Related projects ⓘ
Alternatives and complementary repositories for tinyriscv
- The Ultra-Low Power RISC-V Core☆1,268Updated last month
- 关于RISC-V你所需要知道的一切☆543Updated last year
- Documentation for XiangShan☆352Updated this week
- 在vscode上的数字设计开发插件☆326Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆845Updated this week
- HDLBits website practices & solutions☆687Updated 10 months ago
- RISC-V CPU Core (RV32IM)☆1,258Updated 3 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆474Updated 2 months ago
- NJU Virtual Board☆235Updated 3 months ago
- All in one vscode plugin for HDL development☆401Updated this week
- OpenXuantie - OpenC910 Core☆1,163Updated 4 months ago
- 《从头写一个RISC-V OS》课程配套的资源☆900Updated 5 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,630Updated 3 years ago
- RISC-V SoC designed by students in UCAS☆1,393Updated this week
- Must-have verilog systemverilog modules☆1,649Updated this week
- 数字IC相关资料☆966Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆459Updated last year
- 32-bit Superscalar RISC-V CPU☆864Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆628Updated this week
- A RISC-V ELF psABI Document☆707Updated 3 weeks ago
- Verilog AXI components for FPGA implementation☆1,499Updated 11 months ago
- 中文版 Parallel Programming for FPGAs☆703Updated 2 months ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆444Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆978Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆545Updated 3 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆326Updated last year
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆510Updated last year
- An exquisite superscalar RV32GC processor.☆141Updated 5 months ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC,包含一个简单且可扩展的外设总线。☆355Updated last year
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆890Updated 3 weeks ago