A very simple and easy to understand RISC-V core.
☆1,557Nov 9, 2023Updated 2 years ago
Alternatives and similar repositories for tinyriscv
Users that are interested in tinyriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Ultra-Low Power RISC-V Core☆1,960Sep 25, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,394Sep 7, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,810Sep 18, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open-source high-performance RISC-V processor☆7,355Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- IC design and development should be faster，simpler and more reliable☆2,030Dec 31, 2021Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆969Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V SoC designed by students in UCAS☆1,561Updated this week
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,827May 15, 2022Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,441Oct 17, 2026Updated last week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,464Updated this week
- 数字IC相关资料☆1,664Jul 1, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆612Sep 15, 2023Updated 3 years ago
- RISC-V CPU simulator for education purposes☆645Sep 29, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆677Aug 13, 2024Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆442Sep 14, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,273Oct 8, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,825Updated this week
- CPU Design Based on RISCV ISA☆148Jun 14, 2024Updated 2 years ago
- 《从头写一个RISC-V OS》课程配套的资源☆1,139May 10, 2026Updated 5 months ago
- GNU toolchain for RISC-V, including GCC☆4,656Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,103Jul 13, 2026Updated 3 months ago