verilator / verilatorView external linksLinks
Verilator open-source SystemVerilog simulator and lint system
☆3,356Updated this week
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below
Sorting:
- Icarus Verilog☆3,324Feb 9, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,286Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- cocotb: Python-based chip (RTL) verification☆2,251Feb 10, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆904Feb 7, 2026Updated last week
- SystemVerilog compiler and language services☆948Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- Circuit IR Compilers and Tools☆2,031Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- nextpnr portable FPGA place and route tool☆1,612Updated this week
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- Build your hardware, easily!☆3,722Updated this week
- Scala based HDL☆1,922Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- SystemC Reference Implementation☆641Dec 2, 2025Updated 2 months ago
- SystemVerilog language server☆560Updated this week
- Hardware Description Languages☆1,112Jul 14, 2025Updated 7 months ago
- Digital Design with Chisel☆895Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,707Sep 15, 2025Updated 5 months ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- Open-source high-performance RISC-V processor☆6,873Updated this week
- An abstraction library for interfacing EDA tools☆750Updated this week
- Spike, a RISC-V ISA Simulator☆3,020Updated this week
- An Open-source FPGA IP Generator☆1,050Updated this week
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago