OpenXuantie - OpenC910 Core
☆1,472Jun 28, 2024Updated 2 years ago
Alternatives and similar repositories for openc910
Users that are interested in openc910 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenC906 Core☆416Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenE906 Core☆174Jun 28, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,227Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,227Updated this week
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Ultra-Low Power RISC-V Core☆1,906Aug 6, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,087Updated this week
- ☆2,231Updated this week
- OpenXuantie - OpenE902 Core☆180Jun 28, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- IC design and development should be faster，simpler and more reliable☆2,013Dec 31, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,371Aug 19, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,851Mar 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆539Aug 19, 2026Updated last week
- VeeR EH2 core☆276Jul 20, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,296Sep 18, 2021Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,031Updated this week
- Chisel: A Modern Hardware Design Language☆4,768Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,672Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,196Aug 18, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,211Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,280Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Documentation for XiangShan☆445Aug 19, 2026Updated last week
- ☆247Jun 25, 2025Updated last year
- ☆1,238Aug 14, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,890Updated this week
- OpenTitan: Open source silicon root of trust☆3,617Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Aug 18, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,091Jul 13, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Berkeley's Spatial Array Generator☆1,442Jun 30, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,237Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆567Nov 26, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆313Oct 17, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆715Aug 13, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,369Jul 31, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,143Mar 2, 2022Updated 4 years ago