OpenXuantie - OpenC910 Core
☆1,457Jun 28, 2024Updated 2 years ago
Alternatives and similar repositories for openc910
Users that are interested in openc910 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenC906 Core☆408Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenE906 Core☆170Jun 28, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,151Updated this week
- Rocket Chip Generator☆3,821Jun 2, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,888Aug 6, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,026Updated this week
- OpenXuantie - OpenE902 Core☆178Jun 28, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆931Jul 8, 2026Updated 2 weeks ago
- VeeR EH1 core☆956Updated this week
- IC design and development should be faster，simpler and more reliable☆2,001Dec 31, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,338Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,847Mar 24, 2021Updated 5 years ago
- ☆2,163Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- VeeR EH2 core☆273Updated this week
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,980Jul 14, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,731Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,627Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,177Jul 14, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Documentation for XiangShan☆443Updated this week
- ☆242Jun 25, 2025Updated last year
- ☆1,222Jun 3, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,756Updated this week
- OpenTitan: Open source silicon root of trust☆3,553Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆260Updated this week
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,081Jul 13, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,197Feb 11, 2026Updated 5 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆560Nov 26, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆701Updated this week
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,270Jun 27, 2024Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,123Mar 2, 2022Updated 4 years ago