XUANTIE-RV / openc910Links
OpenXuantie - OpenC910 Core
☆1,274Updated 11 months ago
Alternatives and similar repositories for openc910
Users that are interested in openc910 are comparing it to the libraries listed below
Sorting:
- VeeR EH1 core☆878Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,508Updated 7 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,860Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated this week
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,126Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆881Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆914Updated 6 months ago
- OpenXuantie - OpenC906 Core☆354Updated 11 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,547Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,462Updated 3 years ago
- Documentation for XiangShan☆415Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,036Updated 8 months ago
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- Digital Design with Chisel☆837Updated 3 weeks ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆955Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,900Updated 3 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆578Updated 9 months ago
- Linux on LiteX-VexRiscv☆636Updated 2 weeks ago
- chisel tutorial exercises and answers☆728Updated 3 years ago
- ☆1,011Updated last month
- A template project for beginning new Chisel work☆639Updated last week
- The OpenPiton Platform☆706Updated last week
- RISC-V Tools (ISA Simulator and Tests)☆1,170Updated 2 years ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,487Updated this week
- SERV - The SErial RISC-V CPU☆1,589Updated 2 weeks ago
- Common SystemVerilog components☆620Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,775Updated last month