OpenXuantie - OpenC910 Core
☆1,429Jun 28, 2024Updated last year
Alternatives and similar repositories for openc910
Users that are interested in openc910 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenC906 Core☆398Jun 28, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,991Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Apr 23, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,819Aug 6, 2025Updated 8 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆895Updated this week
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- OpenXuantie - OpenE902 Core☆177Jun 28, 2024Updated last year
- OpenXuantie - OpenE906 Core☆163Jun 28, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week
- IC design and development should be faster，simpler and more reliable☆1,991Dec 31, 2021Updated 4 years ago
- ☆1,996Updated this week
- 32-bit Superscalar RISC-V CPU☆1,239Sep 18, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆264Dec 22, 2022Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆511Apr 24, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,838Mar 24, 2021Updated 5 years ago
- Documentation for XiangShan☆435Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,083Updated this week
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- ☆1,177Apr 24, 2026Updated last week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,067Apr 24, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,170Feb 21, 2026Updated 2 months ago
- The OpenPiton Platform☆784Feb 25, 2026Updated 2 months ago
- VeeR EL2 Core☆335Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenTitan: Open source silicon root of trust☆3,328Updated this week
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- VRoom! RISC-V CPU☆520Sep 2, 2024Updated last year
- The official repository for the gem5 computer-system architecture simulator.☆2,582Apr 24, 2026Updated last week
- RISC-V Torture Test☆215Jul 11, 2024Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆181Apr 1, 2026Updated last month
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year