OpenXuantie - OpenC910 Core
☆1,448Jun 28, 2024Updated 2 years ago
Alternatives and similar repositories for openc910
Users that are interested in openc910 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenC906 Core☆405Jun 28, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,106Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 10 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rocket Chip Generator☆3,803Jun 2, 2026Updated 3 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆922Updated this week
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- OpenXuantie - OpenE902 Core☆178Jun 28, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Jun 22, 2026Updated last week
- OpenXuantie - OpenE906 Core☆169Jun 28, 2024Updated 2 years ago
- IC design and development should be faster，simpler and more reliable☆2,002Dec 31, 2021Updated 4 years ago
- ☆2,122Updated this week
- ☆270Dec 22, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 32-bit Superscalar RISC-V CPU☆1,266Sep 18, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- Documentation for XiangShan☆442Jun 24, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Functional verification project for the CORE-V family of RISC-V cores.☆689Jun 22, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆3,154Updated this week
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 2 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,080Updated this week
- ☆1,207Jun 3, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,182Feb 21, 2026Updated 4 months ago
- The OpenPiton Platform☆797Feb 25, 2026Updated 4 months ago
- VeeR EL2 Core☆339Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- OpenTitan: Open source silicon root of trust☆3,502Updated this week
- Verilog AXI components for FPGA implementation☆2,078Feb 27, 2025Updated last year
- VRoom! RISC-V CPU☆521Sep 2, 2024Updated last year
- RISC-V Torture Test☆217Jul 11, 2024Updated last year
- The official repository for the gem5 computer-system architecture simulator.☆2,674Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 3 months ago