XUANTIE-RV / openc910Links
OpenXuantie - OpenC910 Core
☆1,296Updated last year
Alternatives and similar repositories for openc910
Users that are interested in openc910 are comparing it to the libraries listed below
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,552Updated this week
- VeeR EH1 core☆885Updated 2 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆978Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,915Updated this week
- RISC-V CPU Core (RV32IM)☆1,510Updated 3 years ago
- Digital Design with Chisel☆852Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,052Updated 10 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago
- ☆1,041Updated last month
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆572Updated this week
- The OpenPiton Platform☆723Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,944Updated 2 months ago
- OpenXuantie - OpenC906 Core☆361Updated last year
- ☆580Updated this week
- A template project for beginning new Chisel work☆655Updated 2 months ago
- Documentation for XiangShan☆419Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,568Updated this week
- Verilog PCI express components☆1,390Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,037Updated last year
- Verilog AXI components for FPGA implementation☆1,779Updated 5 months ago
- Common SystemVerilog components☆637Updated last week