OpenXuantie - OpenC910 Core
☆1,389Jun 28, 2024Updated last year
Alternatives and similar repositories for openc910
Users that are interested in openc910 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenC906 Core☆391Jun 28, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Updated this week
- Open-source high-performance RISC-V processor☆6,875Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated 3 weeks ago
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- Rocket Chip Generator☆3,696Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- OpenXuantie - OpenE902 Core☆173Jun 28, 2024Updated last year
- ☆1,908Updated this week
- OpenXuantie - OpenE906 Core☆152Jun 28, 2024Updated last year
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- ☆258Dec 22, 2022Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,814Mar 24, 2021Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- Documentation for XiangShan☆432Feb 17, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- OpenTitan: Open source silicon root of trust☆3,152Updated this week
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,024Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- The official repository for the gem5 computer-system architecture simulator.☆2,480Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- ☆1,128Jan 22, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,055Feb 14, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- The OpenPiton Platform☆772Updated this week
- VRoom! RISC-V CPU☆518Sep 2, 2024Updated last year