XUANTIE-RV / openc910Links
OpenXuantie - OpenC910 Core
☆1,321Updated last year
Alternatives and similar repositories for openc910
Users that are interested in openc910 are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- VeeR EH1 core☆898Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,610Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated last week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆994Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- Digital Design with Chisel☆863Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated last week
- RISC-V CPU Core (RV32IM)☆1,541Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,979Updated 4 months ago
- ☆1,060Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated last week
- The OpenPiton Platform☆730Updated last week
- educational microarchitectures for risc-v isa☆719Updated last month
- Documentation for XiangShan☆425Updated 2 weeks ago
- ☆594Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- chisel tutorial exercises and answers☆735Updated 3 years ago
- A template project for beginning new Chisel work☆664Updated last week
- Common SystemVerilog components☆660Updated last week
- OpenXuantie - OpenC906 Core☆369Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,167Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week