OpenXuantie - OpenC910 Core
☆1,397Jun 28, 2024Updated last year
Alternatives and similar repositories for openc910
Users that are interested in openc910 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenC906 Core☆393Jun 28, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,904Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated last week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Mar 16, 2026Updated last week
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- OpenXuantie - OpenE902 Core☆172Jun 28, 2024Updated last year
- OpenXuantie - OpenE906 Core☆153Jun 28, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- ☆1,939Updated this week
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- ☆261Dec 22, 2022Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 14, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- Documentation for XiangShan☆434Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- ☆1,145Jan 22, 2026Updated 2 months ago
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- The OpenPiton Platform☆777Feb 25, 2026Updated 3 weeks ago
- OpenTitan: Open source silicon root of trust☆3,238Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,059Feb 14, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- VRoom! RISC-V CPU☆517Sep 2, 2024Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- The official repository for the gem5 computer-system architecture simulator.☆2,527Updated this week
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year