vortexgpgpu / vortexLinks
☆1,877Updated last week
Alternatives and similar repositories for vortex
Users that are interested in vortex are comparing it to the libraries listed below
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,239Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,128Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,067Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,148Updated last month
- 32-bit Superscalar RISC-V CPU☆1,176Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,387Updated last year
- GPGPU microprocessor architecture☆2,175Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆865Updated last week
- Berkeley's Spatial Array Generator☆1,215Updated this week
- The OpenPiton Platform☆766Updated 4 months ago
- Working draft of the proposed RISC-V V vector extension☆1,068Updated last year
- VeeR EH1 core☆922Updated 2 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,312Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,751Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,791Updated this week
- A Linux-capable RISC-V multicore for and by the world☆759Updated this week
- ☆1,117Updated 2 weeks ago
- Digital Design with Chisel☆894Updated this week
- RISC-V Cores, SoC platforms and SoCs☆909Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,107Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,176Updated 8 months ago
- Random instruction generator for RISC-V processor verification☆1,248Updated 4 months ago
- RISC-V CPU Core (RV32IM)☆1,633Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,999Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆994Updated this week
- A small, light weight, RISC CPU soft core☆1,504Updated last month
- SERV - The SErial RISC-V CPU☆1,746Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,047Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆734Updated 5 months ago
- Modular hardware build system☆1,127Updated this week