vortexgpgpu / vortexLinks
☆1,602Updated this week
Alternatives and similar repositories for vortex
Users that are interested in vortex are comparing it to the libraries listed below
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,048Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,915Updated this week
- OpenXuantie - OpenC910 Core☆1,296Updated last year
- GPGPU microprocessor architecture☆2,097Updated 8 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,944Updated 2 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,203Updated 7 years ago
- Working draft of the proposed RISC-V V vector extension☆1,038Updated last year
- The OpenPiton Platform☆721Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,091Updated 4 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆776Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,568Updated this week
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- VeeR EH1 core☆885Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,007Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- A Linux-capable RISC-V multicore for and by the world☆718Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- ☆1,041Updated last month
- RISC-V Cores, SoC platforms and SoCs☆894Updated 4 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆948Updated last month
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- Digital Design with Chisel☆852Updated last month
- Documentation for XiangShan☆419Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,052Updated 10 months ago
- RISC-V CPU Core (RV32IM)☆1,507Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆928Updated last month
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,834Updated 3 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆512Updated 5 months ago