☆1,900Updated this week
Alternatives and similar repositories for vortex
Users that are interested in vortex are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- ☆213Feb 6, 2026Updated 3 weeks ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,267Nov 22, 2024Updated last year
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- An open source GPU based off of the AMD Southern Islands ISA.☆1,332Aug 18, 2025Updated 6 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,143Feb 20, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Feb 21, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,577Feb 15, 2025Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,025Mar 2, 2022Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- Vortex Graphics☆92Oct 2, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,225Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- Open-source high-performance RISC-V processor☆6,875Updated this week
- VRoom! RISC-V CPU☆517Sep 2, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,696Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- OpenXuantie - OpenC910 Core☆1,389Jun 28, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- Circuit IR Compilers and Tools☆2,044Updated this week
- Yosys Open SYnthesis Suite☆4,293Updated this week
- This is the top-level repository for the Accel-Sim framework.☆566Feb 15, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 20, 2026Updated last week
- The OpenPiton Platform☆772Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Build your hardware, easily!☆3,739Updated this week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago