vortexgpgpu / vortexLinks
☆1,677Updated last week
Alternatives and similar repositories for vortex
Users that are interested in vortex are comparing it to the libraries listed below
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,092Updated 10 months ago
- OpenXuantie - OpenC910 Core☆1,326Updated last year
- GPGPU microprocessor architecture☆2,124Updated 10 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆808Updated last week
- An open source GPU based off of the AMD Southern Islands ISA.☆1,237Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,979Updated 4 months ago
- The OpenPiton Platform☆730Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,100Updated 6 months ago
- Berkeley's Spatial Array Generator☆1,061Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,047Updated last year
- VeeR EH1 core☆898Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- Digital Design with Chisel☆863Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆967Updated 3 months ago
- ☆1,060Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- SERV - The SErial RISC-V CPU☆1,651Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,082Updated last week
- Documentation for XiangShan☆426Updated this week
- Modular hardware build system☆1,090Updated this week
- An open-source static random access memory (SRAM) compiler.☆952Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month