vortexgpgpu / vortexLinks
☆1,655Updated last week
Alternatives and similar repositories for vortex
Users that are interested in vortex are comparing it to the libraries listed below
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,082Updated 9 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,959Updated last week
- Working draft of the proposed RISC-V V vector extension☆1,045Updated last year
- GPGPU microprocessor architecture☆2,115Updated 10 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,226Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,969Updated 4 months ago
- OpenXuantie - OpenC910 Core☆1,311Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,099Updated 6 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆794Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,611Updated this week
- The OpenPiton Platform☆729Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,091Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,042Updated last week
- VeeR EH1 core☆894Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,628Updated last week
- RISC-V Cores, SoC platforms and SoCs☆896Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,166Updated 3 months ago
- Digital Design with Chisel☆858Updated last week
- A Linux-capable RISC-V multicore for and by the world☆731Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,117Updated 3 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,066Updated last year
- ☆1,053Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,639Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,872Updated 2 months ago
- Modular hardware build system☆1,070Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆962Updated 2 months ago
- An open-source static random access memory (SRAM) compiler.☆948Updated 2 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆992Updated last month
- A small, light weight, RISC CPU soft core☆1,459Updated last month
- RTL, Cmodel, and testbench for NVDLA☆1,930Updated 3 years ago