vortexgpgpu / vortexLinks
☆1,838Updated this week
Alternatives and similar repositories for vortex
Users that are interested in vortex are comparing it to the libraries listed below
Sorting:
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,158Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,082Updated this week
- OpenXuantie - OpenC910 Core☆1,362Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,040Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,733Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆856Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,140Updated this week
- 32-bit Superscalar RISC-V CPU☆1,160Updated 4 years ago
- GPGPU microprocessor architecture☆2,164Updated last year
- An open source GPU based off of the AMD Southern Islands ISA.☆1,270Updated 4 months ago
- VeeR EH1 core☆915Updated 2 years ago
- The OpenPiton Platform☆751Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,719Updated last week
- Berkeley's Spatial Array Generator☆1,162Updated this week
- A Linux-capable RISC-V multicore for and by the world☆753Updated last month
- Random instruction generator for RISC-V processor verification☆1,227Updated 2 months ago
- Working draft of the proposed RISC-V V vector extension☆1,060Updated last year
- RISC-V Cores, SoC platforms and SoCs☆907Updated 4 years ago
- Digital Design with Chisel☆889Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,097Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,153Updated 7 months ago
- RISC-V CPU Core (RV32IM)☆1,604Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,714Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,951Updated 2 weeks ago
- ☆1,098Updated 3 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆983Updated 6 months ago
- An open-source static random access memory (SRAM) compiler.☆979Updated 2 months ago
- Modular hardware build system☆1,116Updated this week
- Documentation for XiangShan☆429Updated last week
- educational microarchitectures for risc-v isa☆728Updated 3 months ago