pulp-platform / redmule
☆42Updated this week
Alternatives and similar repositories for redmule:
Users that are interested in redmule are comparing it to the libraries listed below
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆44Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆15Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆90Updated this week
- A Rocket-based RISC-V superscalar in-order core☆29Updated 2 weeks ago
- ☆41Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆28Updated this week
- The multi-core cluster of a PULP system.☆69Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 5 months ago
- ☆77Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆90Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated 11 months ago
- Chisel Cheatsheet☆32Updated last year
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- ☆32Updated 2 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 4 months ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year