☆93Updated this week
Alternatives and similar repositories for redmule
Users that are interested in redmule are comparing it to the libraries listed below
Sorting:
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- A Fast, Low-Overhead On-chip Network☆269Updated this week
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆84Nov 26, 2025Updated 3 months ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- ☆21Feb 20, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Open-source non-blocking L2 cache☆54Feb 12, 2026Updated 2 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- CMake based hardware build system☆35Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆122Feb 21, 2026Updated last week
- Common SystemVerilog components☆713Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Feb 20, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- ☆34Feb 17, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- ☆63Apr 22, 2025Updated 10 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆32Jan 21, 2026Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- ☆20Updated this week
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- ☆14Updated this week
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42May 22, 2023Updated 2 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Chisel RISC-V Vector 1.0 Implementation☆133Updated this week
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 weeks ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week