GEMM and GEMM-Ops accelerator for PULP systems
☆126Oct 22, 2026Updated last week
Alternatives and similar repositories for redmule
Users that are interested in redmule are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆125Nov 26, 2025Updated 11 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated 3 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated last week
- Open-source non-blocking L2 cache☆65Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated last week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆308Oct 23, 2026Updated last week
- ☆55Oct 16, 2026Updated last week
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆39Oct 22, 2026Updated last week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 8 months ago
- ☆93Apr 22, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Oct 7, 2026Updated 3 weeks ago
- A heterogeneous accelerator-centric compute cluster☆66Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- Berkeley's Spatial Array Generator☆1,535Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆29Jan 6, 2026Updated 9 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆331Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated 3 weeks ago