pulp-platform / redmuleLinks
☆90Updated last month
Alternatives and similar repositories for redmule
Users that are interested in redmule are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆131Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- The multi-core cluster of a PULP system.☆111Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- ☆37Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆58Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- ☆64Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆123Updated 3 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆33Updated last month
- Chisel Cheatsheet☆34Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- Simple runtime for Pulp platforms☆50Updated this week
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago