pulp-platform / redmule
☆50Updated this week
Alternatives and similar repositories for redmule:
Users that are interested in redmule are comparing it to the libraries listed below
- ☆39Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- The multi-core cluster of a PULP system.☆85Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆137Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆21Updated last week
- ☆41Updated 6 years ago
- Simple runtime for Pulp platforms☆42Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆39Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- ☆15Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Chisel Cheatsheet☆33Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆30Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago