pulp-platform / redmuleLinks
☆73Updated last week
Alternatives and similar repositories for redmule
Users that are interested in redmule are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- The multi-core cluster of a PULP system.☆108Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆178Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆109Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆117Updated this week
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- RISC-V Matrix Specification☆22Updated 9 months ago
- Pure digital components of a UCIe controller☆67Updated 2 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- ☆31Updated last week
- ☆48Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆103Updated last week
- ☆54Updated this week
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- ☆53Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 8 months ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago