GEMM and GEMM-Ops accelerator for PULP systems
☆113Aug 5, 2026Updated this week
Alternatives and similar repositories for redmule
Users that are interested in redmule are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆165Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆226Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆110Nov 26, 2025Updated 8 months ago
- The multi-core cluster of a PULP system.☆114Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An energy-efficient RISC-V floating-point compute cluster.☆144Updated this week
- Generic Register Interface (contains various adapters)☆141Updated this week
- A Fast, Low-Overhead On-chip Network☆325Aug 3, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆95Jul 22, 2026Updated 2 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆36May 20, 2026Updated 2 months ago
- ☆36Jul 29, 2026Updated last week
- Open-source non-blocking L2 cache☆65Aug 3, 2026Updated last week
- Common SystemVerilog components☆777Jul 29, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple, scalable, source-synchronous, all-digital DDR link☆39Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆111Jul 28, 2026Updated last week
- ☆47Jul 31, 2026Updated last week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆27Jan 6, 2026Updated 7 months ago
- ☆97Oct 18, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆534Updated this week
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆26Jul 22, 2026Updated 2 weeks ago
- A library to train and deploy quantised Deep Neural Networks☆28Dec 18, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- The official NaplesPU hardware code repository☆36Jul 27, 2019Updated 7 years ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- whatever it means☆18Jun 10, 2026Updated 2 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆290Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- CMake based hardware build system☆44Updated this week
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆20Apr 30, 2026Updated 3 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ☆17Jul 1, 2024Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,418Jun 30, 2026Updated last month
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago