pulp-platform / redmuleLinks
☆71Updated last week
Alternatives and similar repositories for redmule
Users that are interested in redmule are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆105Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆98Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- ☆47Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Simple runtime for Pulp platforms☆48Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- matrix-coprocessor for RISC-V☆19Updated 3 months ago
- RISC-V Matrix Specification☆22Updated 8 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year