pulp-platform / redmuleLinks
☆90Updated last month
Alternatives and similar repositories for redmule
Users that are interested in redmule are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- The multi-core cluster of a PULP system.☆111Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆79Updated 2 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆122Updated 2 weeks ago
- ☆63Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆95Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- ☆36Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- matrix-coprocessor for RISC-V☆29Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆117Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- An open-source UCIe implementation☆82Updated this week
- RISC-V Matrix Specification☆23Updated last year
- Next generation CGRA generator☆118Updated last week
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆58Updated 6 years ago