☆97Mar 5, 2026Updated 2 weeks ago
Alternatives and similar repositories for redmule
Users that are interested in redmule are comparing it to the libraries listed below
Sorting:
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆86Nov 26, 2025Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆124Mar 13, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- ☆21Mar 11, 2026Updated last week
- Open-source non-blocking L2 cache☆54Updated this week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- Common SystemVerilog components☆728Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- CMake based hardware build system☆35Updated this week
- ☆34Feb 17, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆138Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- ☆14Mar 9, 2026Updated last week
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆67Apr 22, 2025Updated 10 months ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- ☆32Jan 21, 2026Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆36Mar 13, 2026Updated last week
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Updated this week
- The gem5-X open source framework (based on the gem5 simulator)☆43May 22, 2023Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year