Intel Compiler for SystemC
☆31Jun 1, 2023Updated 3 years ago
Alternatives and similar repositories for systemc-compiler
Users that are interested in systemc-compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 8 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆37Updated this week
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- ☆27Oct 1, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- BSC Development Workstation (BDW)☆34Sep 26, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- SystemC Common Practices (SCP)☆39Feb 27, 2026Updated 7 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 10 months ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- ☆30Oct 2, 2023Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last month
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- The specification for the FIRRTL language☆67Oct 2, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆20Feb 25, 2026Updated 7 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- The multi-core cluster of a PULP system.☆119Oct 5, 2026Updated last week
- ☆13Aug 22, 2022Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 3 weeks ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 11 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generate an accelerator extension that makes your Antlr parser in Python super-fast!☆32Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 8 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 11 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated last week
- ☆43May 26, 2018Updated 8 years ago