Alternatives and similar repositories for systemc-compiler:

Users that are interested in systemc-compiler are comparing it to the libraries listed below

• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆57Updated 2 months ago
• chipsalliance / diplomacy
  ☆18Updated 6 months ago
• sequencer / arithmetic
  ☆32Updated 3 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆49Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆53Updated 2 months ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆49Updated 3 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆68Updated last week
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆32Updated last year
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆99Updated 9 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 8 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆38Updated last month
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆64Updated this week
• verilator / uvm
  Universal Verification Methodology (UVM) base libraries, with edits for Verilator
  ☆25Updated 4 years ago
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆22Updated 2 years ago
• pulp-platform / axi_llc
  ☆21Updated last week
• Xilinx / pcie-model
  PCI Express controller model
  ☆47Updated 2 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆33Updated last month
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆79Updated 3 months ago
• ic-lab-duth / DRIM-S
  DUTH RISC-V Superscalar Microprocessor
  ☆29Updated 2 months ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆32Updated last week
• whatmough / CHIPKIT
  CHIPKIT: An agile, reusable open-source framework for rapid test chip development
  ☆40Updated 4 years ago
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆47Updated 7 months ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆42Updated last week
• ic-lab-duth / NoCpad
  HLS for Networks-on-Chip
  ☆32Updated 3 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆109Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• chipsalliance / uvm-verilator
  ☆81Updated last year
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆31Updated 3 years ago