Intel Compiler for SystemC
☆29Jun 1, 2023Updated 2 years ago
Alternatives and similar repositories for systemc-compiler
Users that are interested in systemc-compiler are comparing it to the libraries listed below
Sorting:
- ☆21Feb 20, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- ☆34Feb 17, 2026Updated last week
- SystemC Common Practices (SCP)☆35Dec 1, 2025Updated 3 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- ☆93Feb 24, 2026Updated last week
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- ☆43May 26, 2018Updated 7 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- Generic Register Interface (contains various adapters)☆136Updated this week
- ☆87Jan 30, 2026Updated last month
- ☆59Jul 4, 2022Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆43Feb 23, 2026Updated last week
- ☆111Updated this week
- Algorithmic C Math Library☆67Jan 6, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- The specification for the FIRRTL language☆62Updated this week
- FOSS Flow For FPGA☆425Jan 6, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week