chipsalliance / systemc-compilerLinks
Intel Compiler for SystemC
☆24Updated 2 years ago
Alternatives and similar repositories for systemc-compiler
Users that are interested in systemc-compiler are comparing it to the libraries listed below
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Simple UVM environment for experimenting with Verilator.☆23Updated 3 months ago
- ☆73Updated this week
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- The multi-core cluster of a PULP system.☆108Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- The specification for the FIRRTL language☆63Updated last week
- ☆33Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆20Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated last week
- ☆30Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- ☆56Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago