chipsalliance / systemc-compilerLinks
Intel Compiler for SystemC
☆24Updated 2 years ago
Alternatives and similar repositories for systemc-compiler
Users that are interested in systemc-compiler are comparing it to the libraries listed below
Sorting:
- ☆33Updated 4 months ago
- CMake based hardware build system☆29Updated last week
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 9 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Chisel Cheatsheet☆33Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆71Updated this week
- A Rocket-based RISC-V superscalar in-order core☆34Updated 3 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated last month
- The specification for the FIRRTL language☆60Updated this week
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆37Updated last month
- ☆47Updated 4 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- ☆56Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year