chipsalliance / systemc-compilerLinks
Intel Compiler for SystemC
☆27Updated 2 years ago
Alternatives and similar repositories for systemc-compiler
Users that are interested in systemc-compiler are comparing it to the libraries listed below
Sorting:
- Chisel Cheatsheet☆34Updated 2 years ago
- The specification for the FIRRTL language☆62Updated last month
- ☆33Updated 9 months ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆90Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated 2 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Updated 5 years ago
- CMake based hardware build system☆35Updated 3 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated last week
- Advanced Debug Interface☆14Updated 11 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆21Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago