Intel Compiler for SystemC
☆29Jun 1, 2023Updated 2 years ago
Alternatives and similar repositories for systemc-compiler
Users that are interested in systemc-compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated last month
- ☆21Mar 11, 2026Updated last week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- ☆34Feb 17, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆50Jan 20, 2026Updated 2 months ago
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated last month
- ☆97Mar 5, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- SystemC Common Practices (SCP)☆35Feb 27, 2026Updated 3 weeks ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- ☆31Oct 2, 2023Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Mar 13, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- The specification for the FIRRTL language☆64Updated this week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago
- ☆13Aug 22, 2022Updated 3 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆16Updated this week
- Generate an accelerator extension that makes your Antlr parser in Python super-fast!☆31Dec 29, 2024Updated last year
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Updated this week
- ☆88Updated this week
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Mar 16, 2026Updated last week