Intel Compiler for SystemC
☆30Jun 1, 2023Updated 3 years ago
Alternatives and similar repositories for systemc-compiler
Users that are interested in systemc-compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 5 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆36Jul 2, 2026Updated 2 weeks ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated last year
- ☆26Jul 13, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BSC Development Workstation (BDW)☆33May 1, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- SystemC Common Practices (SCP)☆38Feb 27, 2026Updated 4 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- The specification for the FIRRTL language☆66Jul 12, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Generic Register Interface (contains various adapters)☆141Jul 2, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆18Feb 25, 2026Updated 4 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- The multi-core cluster of a PULP system.☆114Updated this week
- ☆13Aug 22, 2022Updated 3 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆301Jun 16, 2026Updated last month
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆109Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Generate an accelerator extension that makes your Antlr parser in Python super-fast!☆31Dec 29, 2024Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆58Jan 20, 2026Updated 6 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆39Updated this week
- ☆43May 26, 2018Updated 8 years ago