StanfordVLSI / FP-GenLinks
FPU Generator
☆20Updated 4 years ago
Alternatives and similar repositories for FP-Gen
Users that are interested in FP-Gen are comparing it to the libraries listed below
Sorting:
- ☆26Updated last year
- ☆27Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆30Updated 2 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 5 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆20Updated 11 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- sram/rram/mram.. compiler☆37Updated last year
- APB Logic☆19Updated this week
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- Network on Chip for MPSoC☆26Updated 2 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- Open Source PHY v2☆29Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last week