StanfordVLSI / FP-GenLinks
FPU Generator
☆20Updated 4 years ago
Alternatives and similar repositories for FP-Gen
Users that are interested in FP-Gen are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆26Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- ☆30Updated last week
- Code for PyMTL Tutorial @ ISCA 2019☆11Updated 6 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ☆27Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 6 months ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- APB Logic☆19Updated 3 weeks ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Network on Chip for MPSoC☆27Updated 3 months ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆10Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- sram/rram/mram.. compiler☆39Updated last year