pulp-platform / ITALinks
☆49Updated 5 months ago
Alternatives and similar repositories for ITA
Users that are interested in ITA are comparing it to the libraries listed below
Sorting:
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- ☆54Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆76Updated 2 weeks ago
- ☆17Updated 4 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆34Updated 4 months ago
- ☆36Updated 6 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆51Updated last month
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 3 months ago
- ☆37Updated 6 months ago
- matrix-coprocessor for RISC-V☆19Updated 5 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated last week
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆152Updated 7 months ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆31Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆26Updated last month
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆68Updated 6 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated last week
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago