pulp-platform / ITALinks
☆53Updated 6 months ago
Alternatives and similar repositories for ITA
Users that are interested in ITA are comparing it to the libraries listed below
Sorting:
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated this week
- ☆56Updated 6 years ago
- ☆80Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆35Updated this week
- ☆37Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆54Updated 2 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆17Updated 5 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆34Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- ☆70Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆27Updated last month
- ☆37Updated 7 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- ☆27Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago