Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
☆38Dec 23, 2021Updated 4 years ago
Alternatives and similar repositories for OpenVectorInterface
Users that are interested in OpenVectorInterface are comparing it to the libraries listed below
Sorting:
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆133Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆234Jan 14, 2026Updated last month
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- matrix-coprocessor for RISC-V☆30Dec 12, 2025Updated 2 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆144Jan 27, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated last week
- ☆13May 5, 2023Updated 2 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- ☆21Sep 26, 2025Updated 5 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated this week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- ☆39Dec 8, 2024Updated last year
- ☆196Dec 14, 2023Updated 2 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- ☆79Feb 7, 2026Updated 3 weeks ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- ☆17May 9, 2022Updated 3 years ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated this week
- ☆38Updated this week
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- ☆18Jul 26, 2024Updated last year
- ☆17Dec 19, 2025Updated 2 months ago
- RISC-V Architecture Profiles☆175Feb 18, 2026Updated last week