Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
☆39Dec 23, 2021Updated 4 years ago
Alternatives and similar repositories for OpenVectorInterface
Users that are interested in OpenVectorInterface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆255Jun 22, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆41Jun 14, 2026Updated 2 weeks ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 2 months ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆150Apr 23, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- matrix-coprocessor for RISC-V☆36Feb 27, 2026Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆152Jun 11, 2026Updated 2 weeks ago
- ☆109Jun 17, 2026Updated last week
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆40Mar 7, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆22Sep 26, 2025Updated 9 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆159Updated this week
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated last month
- ☆40Dec 8, 2024Updated last year
- Self checking RISC-V directed tests☆124Jun 3, 2025Updated last year
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Apr 10, 2026Updated 2 months ago
- ☆39Mar 6, 2026Updated 3 months ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- RISC-V Architecture Profiles☆190Apr 22, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Reinforcement learning with 2D games / Apprentissage par renforcement avec des jeux 2D☆16May 16, 2025Updated last year
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆104Nov 26, 2025Updated 7 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- ☆89Jun 23, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17May 9, 2022Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆55Dec 26, 2023Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆220Jan 22, 2026Updated 5 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Jun 13, 2026Updated 2 weeks ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- ☆321Jan 23, 2026Updated 5 months ago