Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
☆39Dec 23, 2021Updated 4 years ago
Alternatives and similar repositories for OpenVectorInterface
Users that are interested in OpenVectorInterface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆246Jan 14, 2026Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆144Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆36Updated this week
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆511Updated this week
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 11 months ago
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆181Apr 1, 2026Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Apr 21, 2026Updated last week
- ☆102Mar 5, 2026Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆148Apr 19, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated last month
- ☆21Sep 26, 2025Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- Unit tests generator for RVV 1.0☆106Nov 11, 2025Updated 5 months ago
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 10 months ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Apr 10, 2026Updated 2 weeks ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- ☆38Mar 6, 2026Updated last month
- RISC-V Architecture Profiles☆183Apr 22, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Reinforcement learning with 2D games / Apprentissage par renforcement avec des jeux 2D☆16May 16, 2025Updated 11 months ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆89Nov 26, 2025Updated 5 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 4 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- ☆84Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16May 9, 2022Updated 3 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆216Jan 22, 2026Updated 3 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆15Apr 18, 2026Updated last week
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- ☆313Updated this week