semidynamics / OpenVectorInterfaceLinks
Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
☆37Updated 3 years ago
Alternatives and similar repositories for OpenVectorInterface
Users that are interested in OpenVectorInterface are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- ☆80Updated last week
- ☆59Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V Virtual Prototype☆179Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- ☆109Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- ☆148Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago