Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
☆38Dec 23, 2021Updated 4 years ago
Alternatives and similar repositories for OpenVectorInterface
Users that are interested in OpenVectorInterface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆240Jan 14, 2026Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆143Mar 25, 2026Updated 2 weeks ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Dec 15, 2025Updated 3 months ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆507Updated this week
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 10 months ago
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆176Apr 1, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Mar 13, 2026Updated 3 weeks ago
- ☆97Mar 5, 2026Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆148Jan 27, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆38Mar 7, 2026Updated last month
- ☆21Sep 26, 2025Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆143Updated this week
- Unit tests generator for RVV 1.0☆105Nov 11, 2025Updated 4 months ago
- ☆38Dec 8, 2024Updated last year
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 10 months ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- ☆38Mar 6, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- RISC-V Architecture Profiles☆181Mar 27, 2026Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Reinforcement learning with 2D games / Apprentissage par renforcement avec des jeux 2D☆16May 16, 2025Updated 10 months ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆88Nov 26, 2025Updated 4 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 4 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆83Updated this week
- ☆16May 9, 2022Updated 3 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆212Jan 22, 2026Updated 2 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆15Updated this week
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago