Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
☆39Dec 23, 2021Updated 4 years ago
Alternatives and similar repositories for OpenVectorInterface
Users that are interested in OpenVectorInterface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆261Updated this week
- ☆40Mar 6, 2026Updated 5 months ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Vector processor for RISC-V vector ISA☆142Oct 19, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆534Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 3 weeks ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆188Apr 1, 2026Updated 4 months ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jul 20, 2026Updated 2 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 31, 2026Updated last week
- ☆94Aug 1, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- GEMM and GEMM-Ops accelerator for PULP systems☆113Updated this week
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆40Updated this week
- ☆41Dec 8, 2024Updated last year
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Apr 10, 2026Updated 4 months ago
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 5 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- ☆17May 9, 2022Updated 4 years ago
- A random fuzz generator for the RISC-V vector extension intrinsics☆29Dec 8, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆165Updated this week
- Unit tests generator for RVV 1.0☆115May 25, 2026Updated 2 months ago
- RISC-V Zve32x Vector Coprocessor☆219Jan 22, 2026Updated 6 months ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- ☆319Jul 22, 2026Updated 2 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- ☆22Sep 26, 2025Updated 10 months ago