Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
☆179Oct 26, 2026Updated this week
Alternatives and similar repositories for spatz
Users that are interested in spatz are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆559Oct 16, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆250Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆331Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆367Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- A Rocket-based RISC-V superscalar in-order core☆42Oct 16, 2026Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 6 months ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆308Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆57Jan 13, 2025Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆733Oct 19, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆68Mar 31, 2025Updated last year
- DNN Compiler for Heterogeneous SoCs☆83Updated this week
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆501May 8, 2026Updated 5 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week