pulp-platform / spatzLinks
Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
☆136Updated this week
Alternatives and similar repositories for spatz
Users that are interested in spatz are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆111Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆123Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- A Fast, Low-Overhead On-chip Network☆267Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆317Updated this week
- Unit tests generator for RVV 1.0☆100Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- Chisel RISC-V Vector 1.0 Implementation☆131Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆238Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆117Updated 6 months ago
- ☆151Updated 2 years ago
- Vector processor for RISC-V vector ISA☆136Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆200Updated this week
- ☆90Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- ☆78Updated this week
- high-performance RTL simulator☆186Updated last year
- Simple runtime for Pulp platforms☆50Updated this week
- ☆126Updated 5 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184Updated 9 months ago
- A dynamic verification library for Chisel.☆160Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆255Updated 4 months ago
- A tool for synthesizing Verilog programs☆109Updated 5 months ago