pulp-platform / spatzLinks
Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
☆122Updated 2 weeks ago
Alternatives and similar repositories for spatz
Users that are interested in spatz are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- ☆59Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- ☆80Updated last week
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Unit tests generator for RVV 1.0☆92Updated last month
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- ☆109Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆188Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Self checking RISC-V directed tests☆113Updated 4 months ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- RISC-V Verification Interface☆108Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago