Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
☆163Jul 20, 2026Updated this week
Alternatives and similar repositories for spatz
Users that are interested in spatz are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An energy-efficient RISC-V floating-point compute cluster.☆138Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆108Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆322Jul 2, 2026Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week
- The multi-core cluster of a PULP system.☆114Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆93Updated this week
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 3 months ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110May 22, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆136Jul 11, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆300Jun 16, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140Jul 2, 2026Updated 2 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 9, 2026Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆153Updated this week
- Common SystemVerilog components☆766Updated this week
- ☆24Apr 17, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆49Jan 13, 2025Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32May 20, 2026Updated 2 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆582Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆251Jun 30, 2026Updated 2 weeks ago
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 5 months ago
- DNN Compiler for Heterogeneous SoCs☆71Jun 23, 2026Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆700Updated this week
- whatever it means☆18Jun 10, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆236Updated this week
- ☆27Jan 30, 2026Updated 5 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆486May 8, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,266May 29, 2026Updated last month
- ☆25Jun 23, 2024Updated 2 years ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year