pulp-platform / spatzLinks
Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
☆118Updated last week
Alternatives and similar repositories for spatz
Users that are interested in spatz are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆108Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆110Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week
- ☆76Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Simple runtime for Pulp platforms☆49Updated this week
- A Fast, Low-Overhead On-chip Network☆228Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- Unit tests generator for RVV 1.0☆92Updated last week
- ☆56Updated 2 weeks ago
- ☆108Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- ☆97Updated 2 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- RISC-V System on Chip Template☆159Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- RISC-V Verification Interface☆107Updated last week
- ☆90Updated last month
- Self checking RISC-V directed tests☆113Updated 4 months ago