Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
☆158Jun 4, 2026Updated this week
Alternatives and similar repositories for spatz
Users that are interested in spatz are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆40Mar 11, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆338Jun 1, 2026Updated last week
- The multi-core cluster of a PULP system.☆114May 27, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Jun 2, 2026Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆135Jun 2, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319May 20, 2026Updated 2 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- ☆107May 15, 2026Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆106May 22, 2026Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 4 months ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆304Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 2 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆149Apr 19, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆609May 26, 2026Updated 2 weeks ago
- ☆25Jun 23, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32May 20, 2026Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆542Updated this week
- Self checking RISC-V directed tests☆122Jun 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tile based architecture designed for computing efficiency, scalability and generality☆292Apr 30, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,179Feb 21, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated 3 weeks ago
- Common SystemVerilog components☆755Updated this week
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,256Sep 18, 2021Updated 4 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆275Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆26Jan 6, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆241May 12, 2026Updated 3 weeks ago
- RISC-V Zve32x Vector Coprocessor☆219Jan 22, 2026Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆270Nov 6, 2024Updated last year
- ☆62Mar 31, 2025Updated last year
- ☆39Updated this week