Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
☆139Mar 18, 2026Updated this week
Alternatives and similar repositories for spatz
Users that are interested in spatz are comparing it to the libraries listed below
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆124Mar 13, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Feb 11, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- ☆97Mar 5, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆138Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- ☆23Jun 23, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆502Updated this week
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 9 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- Common SystemVerilog components☆728Updated this week
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆249Mar 13, 2026Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Jan 6, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆211Updated this week
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- RISC-V Zve32x Vector Coprocessor☆210Jan 22, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- ☆59Mar 31, 2025Updated 11 months ago
- ☆38Updated this week
- whatever it means☆15Mar 13, 2026Updated last week