pulp-platform / spatzLinks
Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
☆114Updated this week
Alternatives and similar repositories for spatz
Users that are interested in spatz are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆108Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆176Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- An energy-efficient RISC-V floating-point compute cluster.☆99Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- ☆107Updated last week
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- ☆72Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- ☆53Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆278Updated last week
- Generic Register Interface (contains various adapters)☆126Updated 3 weeks ago
- Simple runtime for Pulp platforms☆49Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆210Updated 3 weeks ago
- ☆97Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆73Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆174Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆208Updated last week
- Advanced Architecture Labs with CVA6☆66Updated last year