pulp-platform / carfieldLinks
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆112Updated 3 months ago
Alternatives and similar repositories for carfield
Users that are interested in carfield are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- RISC-V Verification Interface☆108Updated this week
- RISC-V System on Chip Template☆159Updated 2 months ago
- FPGA tool performance profiling☆102Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆80Updated last week
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- ☆148Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆62Updated 10 months ago