pulp-platform / carfieldLinks
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆117Updated 6 months ago
Alternatives and similar repositories for carfield
Users that are interested in carfield are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆111Updated 3 weeks ago
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆79Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80Updated last year
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆316Updated last week
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆154Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆195Updated last month
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Updated 2 weeks ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆128Updated 8 months ago
- RISC-V Verification Interface☆135Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆255Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆122Updated 2 weeks ago
- ☆151Updated 2 years ago
- ☆90Updated last month
- FPGA tool performance profiling☆105Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆95Updated last month
- CORE-V Family of RISC-V Cores☆320Updated 11 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆234Updated this week
- RISC-V Nox core☆71Updated 6 months ago
- RISC-V System on Chip Template☆160Updated 5 months ago
- HW Design Collateral for Caliptra RoT IP☆128Updated last week