pulp-platform / carfield
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆72Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for carfield
- The multi-core cluster of a PULP system.☆56Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆90Updated this week
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆194Updated this week
- A SystemVerilog source file pickler.☆51Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- Generic Register Interface (contains various adapters)☆99Updated last month
- Simple runtime for Pulp platforms☆34Updated last week
- A Fast, Low-Overhead On-chip Network☆134Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆129Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆75Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆60Updated 7 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆129Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- RISC-V IOMMU Specification☆93Updated last month
- FPGA tool performance profiling☆101Updated 8 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆55Updated 8 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆168Updated 9 months ago
- Raptor end-to-end FPGA Compiler and GUI☆65Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- ☆73Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆81Updated 5 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆27Updated 6 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆195Updated this week
- Framework Open EDA Gui☆60Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆103Updated this week