pulp-platform / carfieldLinks
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆106Updated last week
Alternatives and similar repositories for carfield
Users that are interested in carfield are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆101Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆267Updated this week
- Simple runtime for Pulp platforms☆48Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆88Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆178Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- ☆96Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Generic Register Interface (contains various adapters)☆121Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- Self checking RISC-V directed tests☆108Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆113Updated this week
- RISC-V Verification Interface☆94Updated 3 weeks ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 7 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- RISC-V System on Chip Template☆158Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- A demo system for Ibex including debug support and some peripherals☆71Updated 2 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆190Updated 2 weeks ago