pulp-platform / carfieldLinks
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆109Updated last month
Alternatives and similar repositories for carfield
Users that are interested in carfield are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆106Updated last week
- Simple runtime for Pulp platforms☆48Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆278Updated this week
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 9 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- RISC-V System on Chip Template☆159Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- RISC-V Verification Interface☆100Updated 2 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- 64-bit multicore Linux-capable RISC-V processor☆96Updated 3 months ago
- Fabric generator and CAD tools.☆193Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆60Updated 8 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆210Updated 3 weeks ago
- FPGA tool performance profiling☆102Updated last year
- RISC-V Nox core☆68Updated last month
- ☆72Updated last week