A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆122Mar 6, 2026Updated 2 weeks ago
Alternatives and similar repositories for carfield
Users that are interested in carfield are comparing it to the libraries listed below
Sorting:
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Updated this week
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago
- ☆97Mar 5, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- ☆32Jan 21, 2026Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- IOPMP IP☆24Jul 11, 2025Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- ☆38Updated this week
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Feb 11, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 4 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆125Mar 13, 2026Updated last week
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- ☆36Dec 22, 2025Updated 3 months ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆463May 15, 2025Updated 10 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 14, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- CORE-V Family of RISC-V Cores☆340Feb 13, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 3 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 3 weeks ago
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated 2 weeks ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Mar 12, 2026Updated last week