pulp-platform / carfield
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆83Updated last month
Alternatives and similar repositories for carfield:
Users that are interested in carfield are comparing it to the libraries listed below
- The multi-core cluster of a PULP system.☆80Updated this week
- pulp_soc is the core building component of PULP based SoCs☆79Updated this week
- Simple runtime for Pulp platforms☆42Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆135Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- ☆88Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆78Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆230Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆100Updated last year
- RISC-V Verification Interface☆85Updated 3 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- Generic Register Interface (contains various adapters)☆110Updated 5 months ago
- A SystemVerilog source file pickler.☆55Updated 4 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆61Updated 4 months ago
- RISC-V System on Chip Template☆156Updated this week
- ☆129Updated last year
- FPGA tool performance profiling☆102Updated last year
- FPGA reference design for the the Swerv EH1 Core☆70Updated 5 years ago
- ☆107Updated last month
- A Fast, Low-Overhead On-chip Network☆181Updated last week
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 8 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago