pulp-platform / carfieldLinks
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆112Updated 2 months ago
Alternatives and similar repositories for carfield
Users that are interested in carfield are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆108Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- Simple runtime for Pulp platforms☆49Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- FPGA tool performance profiling☆102Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- RISC-V System on Chip Template☆159Updated last month
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆110Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- ☆145Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- ☆76Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated last year
- RISC-V Verification Interface☆107Updated last week
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- Universal Memory Interface (UMI)☆153Updated this week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 10 months ago