A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆127Jun 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for carfield
Users that are interested in carfield are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆346Updated this week
- The multi-core cluster of a PULP system.☆114Updated this week
- Simple runtime for Pulp platforms☆52Jun 18, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- ☆109Jun 17, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆159Jun 23, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆222Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32May 20, 2026Updated last month
- ☆36May 21, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆92Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- IOPMP IP☆25Jul 11, 2025Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- ☆40Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Fast, Low-Overhead On-chip Network☆313Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆321Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆314Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆137Jun 24, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21May 29, 2026Updated last month
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- ☆37Jun 23, 2026Updated last week
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆485May 8, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 6 months ago
- CORE-V Family of RISC-V Cores☆358Mar 31, 2026Updated 3 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆689Jun 22, 2026Updated last week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆16Updated this week