pulp-platform / carfield
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆82Updated 3 weeks ago
Alternatives and similar repositories for carfield:
Users that are interested in carfield are comparing it to the libraries listed below
- The multi-core cluster of a PULP system.☆70Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆90Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 8 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- Simple runtime for Pulp platforms☆40Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆107Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆118Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 5 months ago
- A SystemVerilog source file pickler.☆54Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆224Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆44Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆67Updated 10 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated last week
- ☆87Updated last year
- RISC-V Verification Interface☆84Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 3 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆172Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆51Updated 2 months ago
- Fabric generator and CAD tools☆160Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆205Updated last week
- RISC-V System on Chip Template☆156Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆142Updated 3 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆160Updated this week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆113Updated 2 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 7 months ago
- A Fast, Low-Overhead On-chip Network☆169Updated last week
- ☆103Updated 3 weeks ago