A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆119Feb 24, 2026Updated this week
Alternatives and similar repositories for carfield
Users that are interested in carfield are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Updated this week
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Feb 23, 2026Updated last week
- Generic Register Interface (contains various adapters)☆136Updated this week
- ☆93Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- ☆32Jan 21, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- A Fast, Low-Overhead On-chip Network☆269Updated this week
- ☆38Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 11, 2026Updated 2 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆122Feb 21, 2026Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated last week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆330Feb 13, 2025Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆461May 15, 2025Updated 9 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 3 months ago
- ☆34Dec 22, 2025Updated 2 months ago
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- Common SystemVerilog components☆713Updated this week
- ☆22Jul 20, 2023Updated 2 years ago
- ☆21Feb 20, 2026Updated last week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week