pulp-platform / carfieldLinks
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆103Updated last week
Alternatives and similar repositories for carfield
Users that are interested in carfield are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆97Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆159Updated last week
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆84Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- ☆135Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- ☆95Updated last year
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- RISC-V Verification Interface☆92Updated 3 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- ☆86Updated 3 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆186Updated this week
- FPGA tool performance profiling☆102Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆78Updated 5 months ago
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago