pulp-platform / carfield
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
☆83Updated last month
Alternatives and similar repositories for carfield:
Users that are interested in carfield are comparing it to the libraries listed below
- The multi-core cluster of a PULP system.☆85Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated last week
- Simple runtime for Pulp platforms☆42Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆139Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- Generic Register Interface (contains various adapters)☆111Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆234Updated this week
- A SystemVerilog source file pickler.☆55Updated 5 months ago
- ☆88Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆61Updated 4 months ago
- RISC-V Verification Interface☆85Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- RISC-V System on Chip Template☆156Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆70Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆206Updated last week
- ☆130Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- ☆107Updated 2 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆182Updated this week