pulp-platform / pulp-runtimeLinks
Simple runtime for Pulp platforms
☆49Updated last month
Alternatives and similar repositories for pulp-runtime
Users that are interested in pulp-runtime are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Generic Register Interface (contains various adapters)☆130Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 10 months ago
- ☆76Updated last week
- ☆90Updated last month
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol