pulp-platform / pulp-runtimeLinks
Simple runtime for Pulp platforms
☆48Updated last week
Alternatives and similar repositories for pulp-runtime
Users that are interested in pulp-runtime are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆105Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆109Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Generic Register Interface (contains various adapters)☆124Updated last month
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 8 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- RISC-V System on Chip Template☆158Updated this week
- ☆85Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- ☆71Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆93Updated 3 months ago
- ☆105Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago