pulp-platform / pulp-runtimeLinks
Simple runtime for Pulp platforms
☆49Updated 3 weeks ago
Alternatives and similar repositories for pulp-runtime
Users that are interested in pulp-runtime are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- ☆80Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆86Updated 4 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ☆89Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- ☆108Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago