pulp-platform / pulp-runtimeLinks
Simple runtime for Pulp platforms
☆48Updated last week
Alternatives and similar repositories for pulp-runtime
Users that are interested in pulp-runtime are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆106Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆109Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- ☆72Updated last week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 9 months ago
- RISC-V System on Chip Template☆159Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- FPGA tool performance profiling☆102Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- ☆85Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆36Updated last week
- 64-bit multicore Linux-capable RISC-V processor☆95Updated 3 months ago