Simple runtime for Pulp platforms
☆51Feb 2, 2026Updated 3 weeks ago
Alternatives and similar repositories for pulp-runtime
Users that are interested in pulp-runtime are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- ☆123Nov 12, 2025Updated 3 months ago
- ☆19Feb 18, 2026Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Feb 20, 2026Updated last week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Feb 20, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆81Feb 5, 2026Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆461May 15, 2025Updated 9 months ago
- ☆102Aug 19, 2025Updated 6 months ago
- ☆14Jul 14, 2015Updated 10 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- ☆91Feb 19, 2026Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆122Updated this week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Jan 13, 2025Updated last year
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- UNSUPPORTED INTERNAL toolchain builds☆47Updated this week
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆99Feb 20, 2026Updated last week
- ☆89Aug 26, 2025Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- ☆14Updated this week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- RISC-V Nexus Trace TG documentation and reference code☆57Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago