A simple, scalable, source-synchronous, all-digital DDR link
☆42Oct 1, 2026Updated 3 weeks ago
Alternatives and similar repositories for serial_link
Users that are interested in serial_link are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Updated this week
- ☆39Oct 22, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- ☆68Mar 31, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆29Updated this week
- ☆18Oct 21, 2026Updated last week
- ☆11Sep 25, 2026Updated last month
- ☆22Oct 12, 2026Updated 2 weeks ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated 3 weeks ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Oct 13, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆70Oct 20, 2022Updated 4 years ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- ☆19Oct 5, 2026Updated 3 weeks ago
- ☆14Jun 9, 2026Updated 4 months ago
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- ☆15Jul 18, 2026Updated 3 months ago
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆21Apr 30, 2026Updated 5 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- ☆11Dec 9, 2023Updated 2 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Synopsys tools.☆16Jun 28, 2025Updated last year
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago