pulp-platform / serial_linkLinks
A simple, scalable, source-synchronous, all-digital DDR link
☆30Updated 3 months ago
Alternatives and similar repositories for serial_link
Users that are interested in serial_link are comparing it to the libraries listed below
Sorting:
- ☆29Updated last week
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last month
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆67Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- ☆54Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- ☆27Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 6 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- ☆29Updated last week
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 6 months ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- ☆64Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago