A simple, scalable, source-synchronous, all-digital DDR link
☆39Aug 7, 2026Updated this week
Alternatives and similar repositories for serial_link
Users that are interested in serial_link are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆38Jul 23, 2026Updated 2 weeks ago
- ☆36Jul 29, 2026Updated last week
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆23Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆226Updated this week
- ☆17Jul 10, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Fast, Low-Overhead On-chip Network☆325Aug 3, 2026Updated last week
- ☆65Mar 31, 2025Updated last year
- GEMM and GEMM-Ops accelerator for PULP systems☆113Updated this week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- ☆16May 6, 2026Updated 3 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week
- Common SystemVerilog components☆777Jul 29, 2026Updated last week
- ☆18Jun 29, 2026Updated last month
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆20Apr 30, 2026Updated 3 months ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- The multi-core cluster of a PULP system.☆114Updated this week
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆36Aug 30, 2025Updated 11 months ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- ☆15Jul 18, 2026Updated 3 weeks ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 7 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- ☆19Updated this week
- Public release☆59Sep 3, 2019Updated 6 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 8 months ago
- ☆13May 5, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,650Updated this week
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Tiny C Compiler for AVR architecture☆14Nov 19, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AES☆16Oct 4, 2022Updated 3 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆52Jan 13, 2025Updated last year
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 5 months ago
- ☆26Jul 22, 2026Updated 2 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆144Updated this week
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16May 26, 2026Updated 2 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆88Oct 6, 2022Updated 3 years ago