pulp-platform / serial_link
A simple, scalable, source-synchronous, all-digital DDR link
☆15Updated last week
Related projects: ⓘ
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 2 years ago
- APB Logic☆12Updated 6 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆28Updated last year
- Library of open source Process Design Kits (PDKs)☆21Updated this week
- PCI Express controller model☆41Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Software☆17Updated 2 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- USB -> AXI Debug Bridge☆33Updated 3 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆26Updated 4 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆19Updated this week
- Computational Storage Device based on the open source project OpenSSD.☆18Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 3 weeks ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- DUTH RISC-V Superscalar Microprocessor☆29Updated 4 months ago
- A basic documentation generator for Verilog, similar to Doxygen.☆10Updated 8 years ago
- Network on Chip for MPSoC☆24Updated this week
- ☆17Updated last week
- ☆18Updated 2 months ago
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- Pulp virtual platform☆21Updated 2 years ago
- SystemVerilog Logger☆16Updated last year
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Wraps the NVDLA project for Chipyard integration☆20Updated 6 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆13Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago