pulp-platform / serial_linkLinks
A simple, scalable, source-synchronous, all-digital DDR link
☆28Updated last month
Alternatives and similar repositories for serial_link
Users that are interested in serial_link are comparing it to the libraries listed below
Sorting:
- ☆30Updated 2 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- General Purpose AXI Direct Memory Access☆57Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Platform Level Interrupt Controller☆41Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- CORE-V MCU UVM Environment and Test Bench☆21Updated last year
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- ☆21Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- RISC-V Nox core☆66Updated 2 weeks ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆52Updated 6 years ago
- ☆26Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- PCI Express controller model☆60Updated 2 years ago