pulp-platform / serial_link
A simple, scalable, source-synchronous, all-digital DDR link
☆19Updated this week
Related projects ⓘ
Alternatives and complementary repositories for serial_link
- ☆21Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Network on Chip for MPSoC☆25Updated 3 weeks ago
- ☆16Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- ☆37Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- APB Logic☆12Updated 9 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- PCI Express controller model☆46Updated 2 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆45Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆32Updated 10 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- ☆11Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 3 months ago
- verification of simple axi-based cache☆17Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week