A simple, scalable, source-synchronous, all-digital DDR link
☆42Sep 1, 2026Updated 2 weeks ago
Alternatives and similar repositories for serial_link
Users that are interested in serial_link are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Sep 8, 2026Updated last week
- ☆37Sep 10, 2026Updated last week
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆25Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- ☆18Sep 5, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Fast, Low-Overhead On-chip Network☆346Updated this week
- ☆66Mar 31, 2025Updated last year
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- ☆16May 6, 2026Updated 4 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆22Sep 8, 2026Updated last week
- Common SystemVerilog components☆799Updated this week
- ☆18Jun 29, 2026Updated 2 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆21Apr 30, 2026Updated 4 months ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆38Aug 30, 2025Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- ☆15Jul 18, 2026Updated 2 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Aug 24, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- ☆20Aug 6, 2026Updated last month
- Public release☆60Sep 3, 2019Updated 7 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- ☆13May 5, 2023Updated 3 years ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,702Updated this week
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Tiny C Compiler for AVR architecture☆14Nov 19, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AES☆16Oct 4, 2022Updated 3 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆55Jan 13, 2025Updated last year
- matrix-coprocessor for RISC-V☆39Feb 27, 2026Updated 6 months ago
- ☆26Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆148Aug 26, 2026Updated 3 weeks ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16Aug 21, 2026Updated 3 weeks ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago