A simple, scalable, source-synchronous, all-digital DDR link
☆36Dec 8, 2025Updated 2 months ago
Alternatives and similar repositories for serial_link
Users that are interested in serial_link are comparing it to the libraries listed below
Sorting:
- ☆34Dec 22, 2025Updated 2 months ago
- ☆34Feb 17, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- ☆58Mar 31, 2025Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 5 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- ☆21Feb 20, 2026Updated last week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆268Feb 19, 2026Updated last week
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- ☆15Oct 20, 2025Updated 4 months ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- ☆16Oct 28, 2025Updated 4 months ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 2 months ago
- ☆28Jul 9, 2025Updated 7 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- ☆91Feb 19, 2026Updated last week
- Tiny C Compiler for AVR architecture☆13Nov 19, 2017Updated 8 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated last month