pulp-platform / serial_linkLinks
A simple, scalable, source-synchronous, all-digital DDR link
☆30Updated 4 months ago
Alternatives and similar repositories for serial_link
Users that are interested in serial_link are comparing it to the libraries listed below
Sorting:
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆30Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- ☆29Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- A Verilog implementation of a processor cache.☆30Updated 7 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Simple single-port AXI memory interface☆46Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- ☆21Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆67Updated 4 years ago
- ☆37Updated 6 years ago
- ☆21Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago