pulp-platform / serial_linkLinks
A simple, scalable, source-synchronous, all-digital DDR link
☆26Updated last week
Alternatives and similar repositories for serial_link
Users that are interested in serial_link are comparing it to the libraries listed below
Sorting:
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- ☆29Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Network on Chip for MPSoC☆26Updated last week
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- APB Logic☆18Updated 5 months ago
- ☆58Updated 4 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- ☆25Updated 3 years ago
- APB UVC ported to Verilator☆11Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- ☆21Updated 5 years ago