SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator based on a GeMM systolic array engine.
☆125Nov 26, 2025Updated 10 months ago
Alternatives and similar repositories for sauria
Users that are interested in sauria are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GEMM and GEMM-Ops accelerator for PULP systems☆126Updated this week
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- IC implementation of Systolic Array for TPU☆376Oct 21, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- ☆167Jun 8, 2026Updated 4 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- ☆93Apr 22, 2025Updated last year
- opensource NPU for LLM inference (this run gpt2)☆277Feb 16, 2026Updated 8 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆39Aug 28, 2025Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated 2 weeks ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆266Apr 8, 2024Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 5 years ago
- Berkeley's Spatial Array Generator☆1,516Updated this week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆218Jan 8, 2026Updated 9 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆306Oct 8, 2026Updated last week
- A heterogeneous accelerator-centric compute cluster☆64Oct 9, 2026Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated 2 weeks ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Sep 19, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆178May 10, 2025Updated last year
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Repository to host and maintain SCALE-Sim code☆536Jun 28, 2026Updated 3 months ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,602Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆154Oct 2, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 10 months ago
- ☆22Sep 26, 2025Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year