SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator based on a GeMM systolic array engine.
☆122Nov 26, 2025Updated 10 months ago
Alternatives and similar repositories for sauria
Users that are interested in sauria are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GEMM and GEMM-Ops accelerator for PULP systems☆122Updated this week
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- ☆164Jun 8, 2026Updated 3 months ago
- IC implementation of Systolic Array for TPU☆371Oct 21, 2024Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆241Updated this week
- ☆91Apr 22, 2025Updated last year
- opensource NPU for LLM inference (this run gpt2)☆257Feb 16, 2026Updated 7 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆17May 17, 2024Updated 2 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆38Aug 28, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- ☆265Apr 8, 2024Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 5 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆213Jan 8, 2026Updated 8 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆303Updated this week
- A heterogeneous accelerator-centric compute cluster☆60Updated this week
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 5 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆40May 20, 2026Updated 4 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Sep 19, 2026Updated last week
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,485Updated this week
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 9 months ago
- Repository to host and maintain SCALE-Sim code☆524Jun 28, 2026Updated 3 months ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,583Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆149Updated this week
- ☆22Sep 26, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- verilog实现TPU中的脉动阵列计算卷积的module☆176May 10, 2025Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Common SystemVerilog components☆804Sep 18, 2026Updated last week
- Theia: ray graphic processing unit☆21Jul 17, 2014Updated 12 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago