kimianoorbakhsh / Verilog-Matrix-MultiplierLinks
Final Project for Digital Systems Design Course, Fall 2020
☆12Updated 3 years ago
Alternatives and similar repositories for Verilog-Matrix-Multiplier
Users that are interested in Verilog-Matrix-Multiplier are comparing it to the libraries listed below
Sorting:
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- ☆34Updated 6 years ago
- Two Level Cache Controller implementation in Verilog HDL☆51Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆14Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 4 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆29Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- ☆20Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆14Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Implementation of Sobel Filter in Verilog☆24Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆8Updated 4 months ago
- ☆10Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 6 months ago
- YSYX RISC-V Project NJU Study Group☆16Updated 7 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago