kimianoorbakhsh / Verilog-Matrix-Multiplier
Final Project for Digital Systems Design Course, Fall 2020
☆12Updated 2 years ago
Alternatives and similar repositories for Verilog-Matrix-Multiplier:
Users that are interested in Verilog-Matrix-Multiplier are comparing it to the libraries listed below
- ☆31Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆14Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆19Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆42Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- ☆26Updated 4 years ago
- ☆26Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- ☆42Updated 6 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated 10 months ago
- EE577b-Course-Project☆16Updated 4 years ago
- ☆9Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆19Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- ☆13Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago