kimianoorbakhsh / Verilog-Matrix-MultiplierView external linksLinks
Final Project for Digital Systems Design Course, Fall 2020
☆17Jul 20, 2022Updated 3 years ago
Alternatives and similar repositories for Verilog-Matrix-Multiplier
Users that are interested in Verilog-Matrix-Multiplier are comparing it to the libraries listed below
Sorting:
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Jun 9, 2015Updated 10 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 2 months ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated last year
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- ☆35Mar 10, 2021Updated 4 years ago
- ☆30Mar 13, 2025Updated 11 months ago
- ☆90Updated this week
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆31May 1, 2021Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- ☆43Apr 26, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Toolkit for Dynamic Python code manipulations☆11Oct 19, 2024Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Material for the machine vision course☆12Jan 3, 2023Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆10Jul 9, 2018Updated 7 years ago
- Reinforcement learning project using deep Q-learning to control the operations of an electrical microgrid☆10Jan 3, 2023Updated 3 years ago