Open-source AI acceleration on FPGA: from ONNX to RTL
☆49Mar 18, 2026Updated this week
Alternatives and similar repositories for brainsmith
Users that are interested in brainsmith are comparing it to the libraries listed below
Sorting:
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Jul 26, 2024Updated last year
- A research shell for Alveo V80☆27Dec 17, 2025Updated 3 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆33Updated this week
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆45Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆168Mar 12, 2026Updated last week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Dec 19, 2025Updated 3 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated last week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated last week
- Allo Accelerator Design and Programming Framework (PLDI'24)☆361Mar 13, 2026Updated last week
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Jun 25, 2024Updated last year
- ☆17Feb 3, 2023Updated 3 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- ☆17Mar 26, 2025Updated 11 months ago
- ☆14May 23, 2024Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 4 months ago
- ☆14May 19, 2023Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Mar 11, 2026Updated last week
- ☆18May 19, 2023Updated 2 years ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- ☆17Mar 11, 2026Updated last week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Mar 5, 2026Updated 2 weeks ago
- ☆28Mar 31, 2025Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- ☆97Mar 5, 2026Updated 2 weeks ago
- Code for AAAI 2024 paper: CR-SAM: Curvature Regularized Sharpness-Aware Minimization☆12Nov 29, 2024Updated last year
- MPI bindings for Haskell☆18Jan 19, 2026Updated 2 months ago
- ☆19Jul 12, 2024Updated last year
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated 9 months ago
- [NAACL 2025] Official Implementation of "HMT: Hierarchical Memory Transformer for Long Context Language Processing"☆80Mar 12, 2026Updated last week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- Tiny verified SAT-solver☆30Jan 7, 2022Updated 4 years ago