Open-source AI acceleration on FPGA: from ONNX to RTL
☆56Jun 4, 2026Updated 2 months ago
Alternatives and similar repositories for brainsmith
Users that are interested in brainsmith are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆53Updated this week
- ☆13Jul 11, 2023Updated 3 years ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆26May 31, 2026Updated 2 months ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆193Mar 8, 2026Updated 5 months ago
- A research shell for Alveo V80☆42Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Riallto Open Source Project from AMD☆87Apr 10, 2025Updated last year
- Alveo Versal Example Design☆70Jun 11, 2026Updated last month
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆77Dec 19, 2025Updated 7 months ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- ☆16Oct 29, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆226May 27, 2026Updated 2 months ago
- Dataflow compiler for QNN inference on FPGAs☆1,038Updated this week
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆34Nov 12, 2024Updated last year
- ☆15May 23, 2024Updated 2 years ago
- ☆17Mar 26, 2025Updated last year
- Model zoo for the Quantized ONNX (QONNX) model format☆15Oct 31, 2025Updated 9 months ago
- Machine-Learning Accelerator System Exploration Tools☆205Updated this week
- NeuraLUT-Assemble☆52Aug 20, 2025Updated 11 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- extended benchmarking automation tool for HPC applications☆17Jul 29, 2026Updated last week
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆21Jul 30, 2026Updated last week
- Efficient in-memory representation for ONNX, in Python☆45Updated this week
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆191Jun 10, 2026Updated 2 months ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago
- ☆21Nov 18, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SYCL-based 2D Stencil Simulation Framework☆18May 3, 2026Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 4 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆130Dec 20, 2022Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆27May 23, 2024Updated 2 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆402Updated this week
- ☆14Oct 30, 2024Updated last year