microsoft / brainsmithLinks
Open-source AI acceleration on FPGA: from ONNX to RTL
☆47Updated last month
Alternatives and similar repositories for brainsmith
Users that are interested in brainsmith are comparing it to the libraries listed below
Sorting:
- Using e-graphs for logic synthesis (ICCAD'25)☆31Updated last week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- ☆17Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Updated last year
- ☆62Updated 10 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- EQueue Dialect☆42Updated 4 years ago
- ☆33Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆17Updated 5 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- ☆65Updated 9 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆72Updated 4 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year
- ☆17Updated 10 months ago
- ☆14Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Updated 4 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆58Updated 6 months ago
- ☆42Updated 10 months ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month