Open-source AI acceleration on FPGA: from ONNX to RTL
☆56Jun 4, 2026Updated last month
Alternatives and similar repositories for brainsmith
Users that are interested in brainsmith are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆54Updated this week
- ☆13Jul 11, 2023Updated 3 years ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆24May 31, 2026Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆193Mar 8, 2026Updated 4 months ago
- A research shell for Alveo V80☆41Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The Riallto Open Source Project from AMD☆86Apr 10, 2025Updated last year
- Alveo Versal Example Design☆69Jun 11, 2026Updated last month
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆77Dec 19, 2025Updated 7 months ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- ☆16Oct 29, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated last month
- Dataflow compiler for QNN inference on FPGAs☆1,027Updated this week
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆34Nov 12, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- ☆15May 23, 2024Updated 2 years ago
- ☆17Mar 26, 2025Updated last year
- Machine-Learning Accelerator System Exploration Tools☆204Jul 13, 2026Updated last week
- Model zoo for the Quantized ONNX (QONNX) model format☆15Oct 31, 2025Updated 8 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- NeuraLUT-Assemble☆51Aug 20, 2025Updated 11 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- extended benchmarking automation tool for HPC applications☆17Updated this week
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆21May 24, 2026Updated last month
- Efficient in-memory representation for ONNX, in Python☆45Updated this week
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆191Jun 10, 2026Updated last month
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago
- SYCL-based 2D Stencil Simulation Framework☆18May 3, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆37Mar 12, 2026Updated 4 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆129Dec 20, 2022Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆27May 23, 2024Updated 2 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆393Updated this week
- ☆14Oct 30, 2024Updated last year
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year