Open-source AI acceleration on FPGA: from ONNX to RTL
☆61Oct 6, 2026Updated this week
Alternatives and similar repositories for brainsmith
Users that are interested in brainsmith are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆59Updated this week
- ☆13Jul 11, 2023Updated 3 years ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆33Aug 17, 2026Updated last month
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated last month
- A research shell for Alveo V80☆48Sep 28, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Riallto Open Source Project from AMD☆87Apr 10, 2025Updated last year
- Alveo Versal Example Design☆73Jun 11, 2026Updated 3 months ago
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 9 months ago
- Xilinx Modifications to Halide☆14May 3, 2021Updated 5 years ago
- ☆18Oct 29, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆229Updated this week
- Dataflow compiler for QNN inference on FPGAs☆1,079Updated this week
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆35Nov 12, 2024Updated last year
- ☆16May 23, 2024Updated 2 years ago
- ☆17Mar 26, 2025Updated last year
- Machine-Learning Accelerator System Exploration Tools☆203Sep 17, 2026Updated 3 weeks ago
- NeuraLUT-Assemble☆54Aug 20, 2025Updated last year
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated 2 years ago
- Model zoo for the Quantized ONNX (QONNX) model format☆16Sep 25, 2026Updated 2 weeks ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆194Sep 1, 2026Updated last month
- Efficient in-memory representation for ONNX, in Python☆50Updated this week
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆26Sep 24, 2026Updated 2 weeks ago
- ☆21Nov 18, 2022Updated 3 years ago
- SYCL-based 2D Stencil Simulation Framework☆19May 3, 2026Updated 5 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆413Sep 30, 2026Updated last week
- ☆14Oct 30, 2024Updated last year
- Automatic Bootstrapping Management Compiler for FHE☆29Mar 26, 2025Updated last year
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year