A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
☆240Sep 17, 2026Updated this week
Alternatives and similar repositories for iDMA
Users that are interested in iDMA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16May 6, 2026Updated 4 months ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆346Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- Common SystemVerilog components☆799Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- An energy-efficient RISC-V floating-point compute cluster.☆148Aug 26, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆277Aug 30, 2026Updated 2 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Sep 1, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- ☆37Sep 10, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Debug Support for our PULP RISC-V Cores☆328Updated this week
- General Purpose AXI Direct Memory Access☆80May 12, 2024Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆129Sep 7, 2026Updated last week
- IOPMP IP☆26Jul 11, 2025Updated last year
- A dependency management tool for hardware projects.☆393Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Aug 19, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆101Aug 20, 2026Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆120Nov 26, 2025Updated 9 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 12, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆121Sep 24, 2025Updated 11 months ago
- ☆40Sep 8, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆328Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 4 months ago
- ☆66Mar 31, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- Opensource DDR3 Controller☆479Sep 12, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- APB Logic☆29Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆247May 25, 2026Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- A Linux-capable RISC-V multicore for and by the world☆832Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆116Sep 12, 2026Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Aug 24, 2026Updated 3 weeks ago