pulp-platform / iDMALinks
A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
☆159Updated last week
Alternatives and similar repositories for iDMA
Users that are interested in iDMA are comparing it to the libraries listed below
Sorting:
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- The multi-core cluster of a PULP system.☆97Updated last week
- Verilog Configurable Cache☆178Updated 6 months ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- RISC-V Verification Interface☆92Updated 3 months ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- ☆95Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- ☆86Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- Pure digital components of a UCIe controller☆63Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Basic RISC-V Test SoC☆125Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆84Updated this week