A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
☆235Aug 24, 2026Updated this week
Alternatives and similar repositories for iDMA
Users that are interested in iDMA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16May 6, 2026Updated 3 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆335Aug 14, 2026Updated 2 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆114Aug 5, 2026Updated 3 weeks ago
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated 3 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆147Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆167Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,668Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆266Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆42Aug 13, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- ☆36Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week
- General Purpose AXI Direct Memory Access☆80May 12, 2024Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- IOPMP IP☆26Jul 11, 2025Updated last year
- A dependency management tool for hardware projects.☆388Aug 20, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆538Aug 19, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆96Aug 20, 2026Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆114Nov 26, 2025Updated 9 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆121Sep 24, 2025Updated 11 months ago
- ☆38Aug 13, 2026Updated 2 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- ☆65Mar 31, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Opensource DDR3 Controller☆471Jun 12, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- APB Logic☆29Aug 6, 2026Updated 3 weeks ago
- Parametric AXI4 crossbar in SystemVerilog☆241May 25, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆113Aug 19, 2026Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month