pulp-platform / iDMALinks
A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
☆171Updated 2 weeks ago
Alternatives and similar repositories for iDMA
Users that are interested in iDMA are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆105Updated last week
- A Fast, Low-Overhead On-chip Network☆220Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- Generic Register Interface (contains various adapters)☆124Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated last week
- Verilog Configurable Cache☆180Updated 8 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- RISC-V Verification Interface☆99Updated 2 months ago
- RISC-V System on Chip Template☆158Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- An energy-efficient RISC-V floating-point compute cluster.☆98Updated last week
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆204Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- Simple runtime for Pulp platforms☆48Updated last week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- ☆97Updated last year
- RISC-V Torture Test☆195Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆109Updated 2 weeks ago
- ☆182Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year