pulp-platform / iDMA
A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
☆135Updated last week
Alternatives and similar repositories for iDMA:
Users that are interested in iDMA are comparing it to the libraries listed below
- A Fast, Low-Overhead On-chip Network☆181Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆183Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- Verilog Configurable Cache☆172Updated 3 months ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆61Updated 6 months ago
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated this week
- Generic Register Interface (contains various adapters)☆110Updated 5 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RISC-V Verification Interface☆85Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆80Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- ☆88Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 8 months ago
- Pure digital components of a UCIe controller☆55Updated this week
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 3 months ago
- RISC-V System on Chip Template☆156Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆136Updated 3 weeks ago
- ☆53Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆100Updated last year
- Open-source high-performance non-blocking cache☆78Updated 3 weeks ago