pulp-platform / iDMALinks
A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
☆165Updated this week
Alternatives and similar repositories for iDMA
Users that are interested in iDMA are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆101Updated this week
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Generic Register Interface (contains various adapters)☆121Updated last week
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- Network on Chip Implementation written in SytemVerilog☆178Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- ☆96Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆268Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆95Updated 2 months ago
- RISC-V Verification Interface☆94Updated 3 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Pure digital components of a UCIe controller☆63Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- Ariane is a 6-stage RISC-V CPU☆140Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆163Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago