☆16Oct 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for pulp-ethernet
Users that are interested in pulp-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- ☆13Jun 10, 2026Updated 4 months ago
- ☆28Apr 17, 2026Updated 6 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- UART models for cocotb☆39Aug 24, 2026Updated 2 months ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- ☆28Mar 17, 2026Updated 7 months ago
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 2 weeks ago
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆23Jul 27, 2026Updated 3 months ago
- PCIE 5.0 Graduation project (Verification Team)☆109Jan 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SGMII☆14Jul 17, 2014Updated 12 years ago
- RISC-V fast interrupt controller☆35Aug 6, 2026Updated 2 months ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- ☆11Sep 25, 2026Updated last month
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Getting started guide for learning and evaluating HDL Coder☆12Jun 24, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Opal (O.P.A.L. - Open simulator Platform for distributed AI and LLM workflows) is an LLM platform-level simulator written purely in Pytho…☆18Oct 22, 2026Updated last week
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆27Dec 11, 2025Updated 10 months ago
- ☆40Updated this week
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- OS-free port of LwIP stack to ARM board with lan91c111 ethernet controller☆15Feb 12, 2021Updated 5 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆26Sep 10, 2026Updated last month
- Example for Samsung smart ssd☆10Nov 24, 2020Updated 5 years ago
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- TUTORIAL: INTRODUCTION TO VALGRIND☆11Jan 14, 2019Updated 7 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated 3 weeks ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago