☆16May 6, 2026Updated last month
Alternatives and similar repositories for pulp-ethernet
Users that are interested in pulp-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆219Jun 23, 2026Updated last week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- SGMII☆14Jul 17, 2014Updated 11 years ago
- CMake based hardware build system☆43Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆64Jun 19, 2026Updated last week
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 2 months ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 11 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 5 years ago
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆70Jun 5, 2026Updated 3 weeks ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆23Jun 22, 2026Updated last week
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- Coverview☆32Jun 3, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Firefox/Chrome extension to open IIIF manifest link in your favorite IIIF viewer.☆22Jul 9, 2022Updated 3 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆313Updated this week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 10 months ago
- ☆31Apr 1, 2017Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- ☆76Apr 22, 2025Updated last year
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆85Mar 21, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- APB Logic☆26Updated this week
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Digital Circuit rendering engine☆40Mar 31, 2026Updated 2 months ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago