☆15May 6, 2026Updated 2 weeks ago
Alternatives and similar repositories for pulp-ethernet
Users that are interested in pulp-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- SGMII☆14Jul 17, 2014Updated 11 years ago
- CMake based hardware build system☆39May 11, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generic Register Interface (contains various adapters)☆140Feb 24, 2026Updated 2 months ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Apr 3, 2026Updated last month
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 3 weeks ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆68Apr 28, 2026Updated 3 weeks ago
- uvm_starter is a simple template for starting uvm projects☆11Feb 11, 2025Updated last year
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆22May 6, 2026Updated 2 weeks ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- Coverview☆28May 13, 2026Updated last week
- A Firefox/Chrome extension to open IIIF manifest link in your favorite IIIF viewer.☆22Jul 9, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Fast, Low-Overhead On-chip Network☆294May 12, 2026Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 3 weeks ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- ☆31Apr 1, 2017Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- ☆72Apr 22, 2025Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆80Mar 21, 2024Updated 2 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- APB Logic☆26Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Digital Circuit rendering engine☆39Mar 31, 2026Updated last month
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog hardware abstraction library☆53May 12, 2026Updated last week