☆14Updated this week
Alternatives and similar repositories for pulp-ethernet
Users that are interested in pulp-ethernet are comparing it to the libraries listed below
Sorting:
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- CMake based hardware build system☆35Updated this week
- SGMII☆13Jul 17, 2014Updated 11 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆59Feb 12, 2026Updated 2 weeks ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated this week
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 4 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 6 months ago
- ☆63Apr 22, 2025Updated 10 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆75Mar 21, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆269Updated this week
- ☆30Apr 1, 2017Updated 8 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- ☆93Updated this week
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated last week
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- Arduino TFTLCD library for ST7781☆14May 1, 2015Updated 10 years ago
- uvm_starter is a simple template for starting uvm projects☆11Feb 11, 2025Updated last year
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- ☆38Jul 11, 2022Updated 3 years ago
- UNSUPPORTED INTERNAL toolchain builds☆47Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Updated this week
- Verilog hardware abstraction library☆46Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- PCIE 5.0 Graduation project (Verification Team)☆102Jan 27, 2024Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago