pulp-platform / pulp-ethernetLinks
☆14Updated 7 months ago
Alternatives and similar repositories for pulp-ethernet
Users that are interested in pulp-ethernet are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- RISC-V Nox core☆68Updated 3 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Complete tutorial code.☆21Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- ☆20Updated last month
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- ☆43Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- ☆38Updated 3 years ago
- ☆60Updated 4 years ago
- SystemVerilog FSM generator☆32Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- UART models for cocotb☆31Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- Python Tool for UVM Testbench Generation☆54Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- General Purpose AXI Direct Memory Access☆60Updated last year