☆16May 6, 2026Updated 2 months ago
Alternatives and similar repositories for pulp-ethernet
Users that are interested in pulp-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- SGMII☆14Jul 17, 2014Updated 12 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆24Dec 11, 2025Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Generic Register Interface (contains various adapters)☆140Jul 2, 2026Updated 2 weeks ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆66Updated this week
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆41Jun 4, 2026Updated last month
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 2 months ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆90Apr 1, 2026Updated 3 months ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆38Oct 29, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆72Jun 5, 2026Updated last month
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Library of FPGA architectures☆33Jun 29, 2026Updated 3 weeks ago
- ☆24Apr 17, 2026Updated 3 months ago
- CMake based hardware build system☆44Updated this week
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12Mar 1, 2021Updated 5 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Jun 25, 2026Updated 3 weeks ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- ☆18Apr 8, 2023Updated 3 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago