The multi-core cluster of a PULP system.
☆115Aug 4, 2026Updated 3 weeks ago
Alternatives and similar repositories for pulp_cluster
Users that are interested in pulp_cluster are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated last month
- GEMM and GEMM-Ops accelerator for PULP systems☆114Aug 5, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An energy-efficient RISC-V floating-point compute cluster.☆147Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 20, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆235Updated this week
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆96Aug 20, 2026Updated last week
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆167Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆113Aug 19, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last month
- ☆36Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆713Aug 13, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆538Aug 19, 2026Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38May 28, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Fast, Low-Overhead On-chip Network☆335Aug 14, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆39May 20, 2026Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆566Nov 26, 2024Updated last year
- ☆13May 5, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,278Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆297Updated this week
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated 3 weeks ago
- ☆20Aug 6, 2026Updated 3 weeks ago
- ☆25Apr 17, 2026Updated 4 months ago
- ☆16May 6, 2026Updated 3 months ago
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 7 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago