pulp-platform / pulp_clusterLinks
The multi-core cluster of a PULP system.
☆106Updated last week
Alternatives and similar repositories for pulp_cluster
Users that are interested in pulp_cluster are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- Simple runtime for Pulp platforms☆48Updated last week
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆109Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- ☆72Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated last week
- RISC-V System on Chip Template☆159Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- RISC-V Verification Interface☆100Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆60Updated 8 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆99Updated 2 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago