The multi-core cluster of a PULP system.
☆113Mar 12, 2026Updated last week
Alternatives and similar repositories for pulp_cluster
Users that are interested in pulp_cluster are comparing it to the libraries listed below
Sorting:
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- ☆96Mar 5, 2026Updated 2 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆124Mar 13, 2026Updated last week
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Mar 13, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Feb 11, 2026Updated last month
- ☆34Feb 17, 2026Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated last week
- ☆13May 5, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆272Mar 13, 2026Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Mar 13, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆541Nov 26, 2024Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆249Mar 13, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Mar 13, 2026Updated last week
- ☆19Oct 7, 2025Updated 5 months ago
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated 2 weeks ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆463May 15, 2025Updated 10 months ago