The multi-core cluster of a PULP system.
☆119Oct 5, 2026Updated this week
Alternatives and similar repositories for pulp_cluster
Users that are interested in pulp_cluster are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆375Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An energy-efficient RISC-V floating-point compute cluster.☆149Oct 2, 2026Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 20, 2026Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated last month
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Debug Support for our PULP RISC-V Cores☆330Sep 15, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 2 weeks ago
- ☆37Sep 10, 2026Updated 3 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Oct 2, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆551Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆357Updated this week
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- ☆13May 5, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆304Oct 1, 2026Updated last week
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated 2 months ago
- ☆22Aug 6, 2026Updated 2 months ago
- ☆28Apr 17, 2026Updated 5 months ago
- ☆16Updated this week
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 5 months ago