pulp-platform / pulp_clusterLinks
The multi-core cluster of a PULP system.
☆105Updated last week
Alternatives and similar repositories for pulp_cluster
Users that are interested in pulp_cluster are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- Simple runtime for Pulp platforms☆48Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆123Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆109Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- ☆71Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- RISC-V Verification Interface☆99Updated 2 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 8 months ago
- ☆85Updated last month
- RISC-V System on Chip Template☆158Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 4 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- ☆89Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆89Updated 4 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year