CMake based hardware build system
☆48Aug 31, 2026Updated 2 months ago
Alternatives and similar repositories for SoCMake
Users that are interested in SoCMake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆13Aug 22, 2022Updated 4 years ago
- ☆10Nov 2, 2023Updated 3 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated 2 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Oct 30, 2026Updated last week
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated 2 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 3 months ago
- ☆16May 25, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Risc-V SoC for Tiny Tapeout☆61Updated this week
- Virtual Prototype for identifying Application Specific Hardware Optimization candidates☆12Oct 27, 2026Updated last week
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- ☆22May 8, 2025Updated last year
- ☆27Oct 25, 2026Updated last week
- TAIDL: Tensor Accelerator ISA Definition Language☆25Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆126Updated this week
- Accelerator for MatmulFree LLM algorithm☆14Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Oct 29, 2026Updated last week
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆207Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆47Updated this week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 5 months ago
- MAMBO-V: Dynamic Side-Channel Leakage Analysis on RISC-V☆10May 30, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 4 months ago
- ☆16Oct 5, 2026Updated last month
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆138Updated this week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Updated this week
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year