HEP-SoC / SoCMakeLinks
CMake based hardware build system
☆29Updated last week
Alternatives and similar repositories for SoCMake
Users that are interested in SoCMake are comparing it to the libraries listed below
Sorting:
- ☆19Updated last year
- A configurable SRAM generator☆53Updated 3 weeks ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Cross EDA Abstraction and Automation☆39Updated last week
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆12Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆37Updated last month
- RISC-V Nox core☆66Updated 2 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- ☆33Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- Library of open source Process Design Kits (PDKs)☆49Updated last month
- An automatic clock gating utility☆50Updated 3 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- ☆47Updated 4 months ago
- ☆27Updated this week
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Intel Compiler for SystemC☆24Updated 2 years ago
- SystemVerilog FSM generator☆32Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Updated 8 months ago