HEP-SoC / SoCMakeLinks
CMake based hardware build system
☆31Updated this week
Alternatives and similar repositories for SoCMake
Users that are interested in SoCMake are comparing it to the libraries listed below
Sorting:
- ☆19Updated last year
- SystemVerilog FSM generator☆32Updated last year
- A configurable SRAM generator☆56Updated 2 months ago
- Library of open source Process Design Kits (PDKs)☆56Updated 2 weeks ago
- ☆13Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- RISC-V Nox core☆68Updated 3 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆18Updated 4 months ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- Cross EDA Abstraction and Automation☆40Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- ☆33Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- Intel Compiler for SystemC☆25Updated 2 years ago
- Test dashboard for verification features in Verilator☆27Updated this week
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆28Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- ☆80Updated this week