HEP-SoC / SoCMakeLinks
CMake based hardware build system
☆35Updated last week
Alternatives and similar repositories for SoCMake
Users that are interested in SoCMake are comparing it to the libraries listed below
Sorting:
- ☆20Updated last year
- A configurable SRAM generator☆58Updated 5 months ago
- YosysHQ SVA AXI Properties☆44Updated 3 years ago
- SystemVerilog FSM generator☆33Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Updated 2 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Updated 7 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- RISC-V Nox core☆71Updated 6 months ago
- Library of open source PDKs☆65Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- ☆38Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- An automatic clock gating utility☆52Updated 9 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated last week
- SystemVerilog Linter based on pyslang☆31Updated 9 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- ☆33Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Updated last year
- Open Source PHY v2☆33Updated last year
- Test dashboard for verification features in Verilator☆29Updated this week
- ☆58Updated 10 months ago