CMake based hardware build system
☆44Jul 22, 2026Updated this week
Alternatives and similar repositories for SoCMake
Users that are interested in SoCMake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆13Aug 22, 2022Updated 3 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Jul 2, 2026Updated 3 weeks ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆21Jun 14, 2026Updated last month
- ☆16May 25, 2026Updated 2 months ago
- ☆21May 8, 2025Updated last year
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆26Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆41Updated this week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆110Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆194Updated this week
- ☆16May 6, 2026Updated 2 months ago
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last week
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Qbox☆97Updated this week
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- Digital Design Equivalence Checking☆80Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 2 weeks ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Jun 29, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The source code that empowers OpenROAD Cloud☆14Jun 29, 2020Updated 6 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆20Nov 12, 2025Updated 8 months ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 3 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jun 25, 2026Updated last month