CMake based hardware build system
☆35Feb 27, 2026Updated this week
Alternatives and similar repositories for SoCMake
Users that are interested in SoCMake are comparing it to the libraries listed below
Sorting:
- ☆13Aug 22, 2022Updated 3 years ago
- ☆14Feb 23, 2026Updated last week
- ☆93Feb 24, 2026Updated last week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- ☆20May 8, 2025Updated 9 months ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- ☆22Jun 23, 2024Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆39Feb 23, 2026Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- RISC-V Verification Interface☆142Jan 28, 2026Updated last month
- A Risc-V SoC for Tiny Tapeout☆49Dec 2, 2025Updated 3 months ago
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated 2 weeks ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- ☆63Apr 22, 2025Updated 10 months ago
- ☆57Sep 30, 2023Updated 2 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Jan 25, 2026Updated last month
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 6 months ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- ☆28Mar 31, 2025Updated 11 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated last week
- C++ HDL (Hardware Description Language)☆45Updated this week