HEP-SoC / SoCMakeLinks
CMake based hardware build system
☆23Updated 2 weeks ago
Alternatives and similar repositories for SoCMake
Users that are interested in SoCMake are comparing it to the libraries listed below
Sorting:
- ☆18Updated 11 months ago
- An automatic clock gating utility☆48Updated last month
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆42Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆11Updated this week
- A configurable SRAM generator☆50Updated this week
- ☆33Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SystemVerilog FSM generator☆32Updated last year
- ☆32Updated 4 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- ☆29Updated last month
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- SystemVerilog Linter based on pyslang☆30Updated 3 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆36Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Characterizer☆22Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- ☆22Updated this week
- Open source process design kit for 28nm open process☆56Updated last year
- Cross EDA Abstraction and Automation☆38Updated last week