Open-source non-blocking L2 cache
☆66Sep 16, 2026Updated this week
Alternatives and similar repositories for CoupledL2
Users that are interested in CoupledL2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance non-blocking cache☆101Jun 17, 2026Updated 3 months ago
- ☆15Jul 18, 2026Updated 2 months ago
- ☆17Updated this week
- The Unified TileLink Memory Subsystem Tester for XiangShan☆15Aug 28, 2026Updated 3 weeks ago
- Documentation for XiangShan Design☆51Sep 3, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆84Jun 1, 2022Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 9 months ago
- ☆45Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated last month
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- This repo includes XiangShan's function units☆33Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆100Aug 29, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 9 months ago
- ☆91Aug 14, 2026Updated last month
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆253Updated this week
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 23, 2025Updated 10 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆349Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 4 months ago
- ☆159Updated this week
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- ☆248Jun 25, 2025Updated last year
- Modern co-simulation framework for RISC-V CPUs☆184Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 2 weeks ago
- ☆17Mar 17, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- XiangShan Frontend Develop Environment☆73Updated this week
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- Documentation for XiangShan☆445Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last month
- GPGPU supporting RISCV-V, developed with verilog HDL☆170Feb 24, 2025Updated last year