OpenXiangShan / CoupledL2
Open-source non-blocking L2 cache
☆37Updated this week
Alternatives and similar repositories for CoupledL2:
Users that are interested in CoupledL2 are comparing it to the libraries listed below
- Open-source high-performance non-blocking cache☆78Updated this week
- Open source high performance IEEE-754 floating unit☆67Updated last year
- This repo includes XiangShan's function units☆18Updated this week
- chipyard in mill :P☆77Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆18Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆87Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- Vector Acceleration IP core for RISC-V*☆172Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆88Updated last week
- ☆17Updated 3 years ago
- ☆34Updated last month
- Unit tests generator for RVV 1.0☆79Updated last week
- ☆32Updated last week
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- ☆82Updated this week
- Run Rocket Chip on VCU128☆29Updated 4 months ago
- ☆33Updated 8 months ago
- ☆28Updated 3 months ago
- A libgloss replacement for RISC-V that supports HTIF☆28Updated 10 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- hardware & software prefetcher☆23Updated last year
- high-performance RTL simulator☆154Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆30Updated this week
- RISC-V architecture concurrency model litmus tests☆75Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆39Updated 5 months ago
- ☆37Updated 3 weeks ago