OpenXiangShan / CoupledL2Links
Open-source non-blocking L2 cache
☆49Updated this week
Alternatives and similar repositories for CoupledL2
Users that are interested in CoupledL2 are comparing it to the libraries listed below
Sorting:
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- Open source high performance IEEE-754 floating unit☆84Updated last year
- chipyard in mill :P☆78Updated last year
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- ☆33Updated 6 months ago
- This repo includes XiangShan's function units☆27Updated this week
- ☆14Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 8 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 5 months ago
- ☆35Updated 9 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- Unit tests generator for RVV 1.0☆92Updated last week
- RISC-V Matrix Specification☆22Updated 10 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- ☆80Updated last year
- ☆40Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- ☆87Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆58Updated 2 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago