Open-source non-blocking L2 cache
☆54Mar 1, 2026Updated this week
Alternatives and similar repositories for CoupledL2
Users that are interested in CoupledL2 are comparing it to the libraries listed below
Sorting:
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- ☆15Updated this week
- ☆12Dec 16, 2025Updated 2 months ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- ☆93Feb 24, 2026Updated last week
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- ☆42Feb 3, 2026Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Updated this week
- ☆87Jan 30, 2026Updated last month
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- ☆126Feb 12, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated last week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- ☆27Aug 2, 2021Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- ☆15Dec 15, 2022Updated 3 years ago
- ☆221Jun 25, 2025Updated 8 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Updated this week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆311Updated this week
- XiangShan Frontend Develop Environment☆68Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- ☆17Mar 17, 2022Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago