OpenXiangShan / CoupledL2Links
Open-source non-blocking L2 cache
☆50Updated this week
Alternatives and similar repositories for CoupledL2
Users that are interested in CoupledL2 are comparing it to the libraries listed below
Sorting:
- Open-source high-performance non-blocking cache☆90Updated last month
- Open source high performance IEEE-754 floating unit☆85Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- chipyard in mill :P☆77Updated last year
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Unit tests generator for RVV 1.0☆92Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 9 months ago
- This repo includes XiangShan's function units☆27Updated last week
- ☆35Updated 10 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- ☆80Updated last week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- ☆33Updated 7 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- A Rocket-based RISC-V superscalar in-order core☆35Updated 2 weeks ago
- Chisel Learning Journey☆110Updated 2 years ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- ☆15Updated 2 weeks ago
- RISC-V architecture concurrency model litmus tests☆89Updated 4 months ago
- ☆41Updated 4 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year