Open-source non-blocking L2 cache
☆65Oct 26, 2026Updated this week
Alternatives and similar repositories for CoupledL2
Users that are interested in CoupledL2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance non-blocking cache☆102Jun 17, 2026Updated 4 months ago
- ☆15Jul 18, 2026Updated 3 months ago
- ☆17Updated this week
- The Unified TileLink Memory Subsystem Tester for XiangShan☆16Oct 16, 2026Updated 2 weeks ago
- This repo includes XiangShan's function units☆35Oct 19, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Documentation for XiangShan Design☆54Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- ☆86Jun 1, 2022Updated 4 years ago
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- ☆45Oct 23, 2026Updated last week
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆140Jul 11, 2025Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- Network components (NIC, Switch) for FireBox☆20Oct 27, 2024Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆267Updated this week
- ☆92Oct 20, 2026Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆101Aug 29, 2023Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 25, 2026Updated last week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- XiangShan Frontend Develop Environment☆73Updated this week
- ☆168Updated this week
- logger-f, Logger for F[_]☆10Sep 27, 2026Updated last month
- An RTL generator for a last-level shared inclusive TileLink cache controller☆27Aug 8, 2026Updated 2 months ago
- Documentation for XiangShan☆448Updated this week
- ☆324Jul 22, 2026Updated 3 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆352Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- RISC-V AIA in Chisel☆14Oct 12, 2026Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 5 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago