OpenXiangShan / CoupledL2
Open-source non-blocking L2 cache
☆33Updated this week
Related projects ⓘ
Alternatives and complementary repositories for CoupledL2
- ☆75Updated 2 years ago
- Open-source high-performance non-blocking cache☆67Updated 2 months ago
- This repo includes XiangShan's function units☆15Updated 2 weeks ago
- Open source high performance IEEE-754 floating unit☆60Updated 8 months ago
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- chipyard in mill :P☆75Updated last year
- ☆17Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 8 months ago
- Chisel RISC-V Vector 1.0 Implementation☆54Updated this week
- ☆31Updated last month
- Run Rocket Chip on VCU128☆27Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆27Updated 6 months ago
- ☆25Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆35Updated 11 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Vector Acceleration IP core for RISC-V*☆150Updated this week
- Wrappers for open source FPU hardware implementations.☆31Updated 7 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆15Updated 3 months ago
- ☆56Updated 4 months ago
- Pure digital components of a UCIe controller☆48Updated 2 weeks ago
- ☆30Updated 4 months ago
- ☆30Updated this week
- ☆119Updated this week
- Unit tests generator for RVV 1.0☆62Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- ☆19Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆80Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆118Updated this week
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago