Open-source non-blocking L2 cache
☆60May 15, 2026Updated last week
Alternatives and similar repositories for CoupledL2
Users that are interested in CoupledL2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance non-blocking cache☆95Apr 16, 2026Updated last month
- The Unified TileLink Memory Subsystem Tester for XiangShan☆14May 11, 2026Updated last week
- ☆17May 15, 2026Updated last week
- ☆13May 11, 2026Updated last week
- ☆105May 15, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- ☆43Updated this week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆89Aug 29, 2023Updated 2 years ago
- This repo includes XiangShan's function units☆30May 1, 2026Updated 3 weeks ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- ☆141Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆222May 13, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39May 15, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆94Feb 26, 2024Updated 2 years ago
- ☆90Apr 21, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆19May 12, 2026Updated last week
- GPGPU supporting RISCV-V, developed with verilog HDL☆149Feb 24, 2025Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆328Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆33Updated this week
- Modern co-simulation framework for RISC-V CPUs☆175Updated this week
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆233Jun 25, 2025Updated 10 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆57Aug 14, 2024Updated last year
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- XiangShan Frontend Develop Environment☆71Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Mar 17, 2022Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated 2 weeks ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated 11 months ago
- Documentation for XiangShan☆436May 16, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆65Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago