An energy-efficient RISC-V floating-point compute cluster.
☆126Mar 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for snitch_cluster
Users that are interested in snitch_cluster are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- whatever it means☆16Apr 1, 2026Updated last week
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Jan 13, 2025Updated last year
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆143Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆100Mar 5, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆326Updated this week
- ☆26Jan 30, 2026Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated last month
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Apr 2, 2026Updated last week
- ☆16Aug 14, 2025Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆88Nov 26, 2025Updated 4 months ago
- ☆16Jan 18, 2025Updated last year
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Apr 1, 2026Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Updated this week
- ☆59Mar 31, 2025Updated last year
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆85Feb 5, 2026Updated 2 months ago
- ☆38Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆470May 15, 2025Updated 10 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆543Nov 26, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated 11 months ago
- A Fast, Low-Overhead On-chip Network☆279Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆37Apr 1, 2026Updated last week
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆17Jun 11, 2025Updated 10 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆188Jan 23, 2026Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆507Apr 3, 2026Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆24Jan 6, 2026Updated 3 months ago
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆219Mar 25, 2026Updated 2 weeks ago
- IREE compiler and runtime for Snitch☆14Oct 9, 2025Updated 6 months ago
- A dependency management tool for hardware projects.☆360Apr 2, 2026Updated last week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆216Apr 3, 2026Updated last week
- ☆68Apr 22, 2025Updated 11 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year