pulp-platform / snitch_clusterLinks
An energy-efficient RISC-V floating-point compute cluster.
☆98Updated last week
Alternatives and similar repositories for snitch_cluster
Users that are interested in snitch_cluster are comparing it to the libraries listed below
Sorting:
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆220Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆204Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- Vector Acceleration IP core for RISC-V*☆181Updated 2 months ago
- The multi-core cluster of a PULP system.☆105Updated last week
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆103Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- ☆71Updated this week
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- Self checking RISC-V directed tests☆111Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated last week
- ☆52Updated 2 weeks ago
- Open-source RTL logic simulator with CUDA acceleration☆198Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- high-performance RTL simulator☆168Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Verilog Configurable Cache☆180Updated 8 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago