pulp-platform / snitch_clusterLinks
An energy-efficient RISC-V floating-point compute cluster.
☆84Updated this week
Alternatives and similar repositories for snitch_cluster
Users that are interested in snitch_cluster are comparing it to the libraries listed below
Sorting:
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- The multi-core cluster of a PULP system.☆97Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- ☆95Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Pure digital components of a UCIe controller☆63Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- ☆61Updated last week
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- A high-efficiency system-on-chip for floating-point compute workloads.☆35Updated 4 months ago
- Self checking RISC-V directed tests☆108Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago