pulp-platform / snitch_clusterLinks
An energy-efficient RISC-V floating-point compute cluster.
☆99Updated 2 weeks ago
Alternatives and similar repositories for snitch_cluster
Users that are interested in snitch_cluster are comparing it to the libraries listed below
Sorting:
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆182Updated 3 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆207Updated 2 weeks ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- The multi-core cluster of a PULP system.☆106Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆104Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- ☆72Updated last week
- ☆53Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆125Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆174Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- A high-efficiency system-on-chip for floating-point compute workloads.☆39Updated 7 months ago
- Self checking RISC-V directed tests☆112Updated 2 months ago
- high-performance RTL simulator☆173Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆208Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated 2 months ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated last week
- ☆97Updated last year
- ☆143Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆169Updated 3 weeks ago