pulp-platform / FlooNoCLinks
A Fast, Low-Overhead On-chip Network
☆207Updated this week
Alternatives and similar repositories for FlooNoC
Users that are interested in FlooNoC are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated last week
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- ☆159Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆186Updated this week
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆95Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- RISC-V Verification Interface☆92Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- ☆166Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- ☆86Updated 9 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆84Updated last week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago