A Fast, Low-Overhead On-chip Network
☆304Jun 5, 2026Updated this week
Alternatives and similar repositories for FlooNoC
Users that are interested in FlooNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆192Nov 18, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆215Updated this week
- ☆23May 25, 2026Updated 2 weeks ago
- whatever it means☆16May 19, 2026Updated 3 weeks ago
- ☆35Jun 4, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆107May 15, 2026Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆208Aug 27, 2022Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆338Jun 1, 2026Updated last week
- Common SystemVerilog components☆755Updated this week
- A dependency management tool for hardware projects.☆375Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- The multi-core cluster of a PULP system.☆114Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆38Apr 7, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319May 20, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Jun 3, 2026Updated last week
- ☆235Jun 25, 2025Updated 11 months ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆37May 28, 2026Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆158Jun 4, 2026Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Sep 18, 2023Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆106May 22, 2026Updated 2 weeks ago
- ☆16May 6, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple superscalar out-of-order RISC-V microprocessor☆248Feb 24, 2025Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 6 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆809Jun 4, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆292Apr 30, 2026Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆78Dec 30, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆229Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆119Sep 24, 2025Updated 8 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,179Feb 21, 2026Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆230Nov 7, 2025Updated 7 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆913Jun 2, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated 3 weeks ago