A Fast, Low-Overhead On-chip Network
☆294May 12, 2026Updated last week
Alternatives and similar repositories for FlooNoC
Users that are interested in FlooNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆192Nov 18, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- ☆23Mar 27, 2026Updated last month
- whatever it means☆16Apr 1, 2026Updated last month
- ☆105May 15, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆35Apr 28, 2026Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆205Aug 27, 2022Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆334May 15, 2026Updated last week
- Common SystemVerilog components☆747May 7, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆367Apr 30, 2026Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- The multi-core cluster of a PULP system.☆114May 15, 2026Updated last week
- A simple, scalable, source-synchronous, all-digital DDR link☆37Apr 7, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319May 15, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- ☆233Jun 25, 2025Updated 10 months ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆37May 14, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆155Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Sep 18, 2023Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated last month
- ☆15May 6, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated 2 weeks ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated 3 weeks ago
- A simple superscalar out-of-order RISC-V microprocessor☆248Feb 24, 2025Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆522May 6, 2026Updated 2 weeks ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆291Apr 30, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆222May 13, 2026Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆119Sep 24, 2025Updated 7 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,172Feb 21, 2026Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 6 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140Feb 24, 2026Updated 2 months ago