pulp-platform / FlooNoCLinks
A Fast, Low-Overhead On-chip Network
☆231Updated last week
Alternatives and similar repositories for FlooNoC
Users that are interested in FlooNoC are comparing it to the libraries listed below
Sorting:
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- Verilog Configurable Cache☆184Updated 2 weeks ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- ☆199Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆201Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- RISC-V Verification Interface☆108Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- ☆99Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week