A Fast, Low-Overhead On-chip Network
☆326Aug 10, 2026Updated this week
Alternatives and similar repositories for FlooNoC
Users that are interested in FlooNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆38Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆226Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆196Nov 18, 2024Updated last year
- ☆26Jul 22, 2026Updated 2 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆113Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- whatever it means☆18Jun 10, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆165Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- ☆244Jun 25, 2025Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆144Updated this week
- Network on Chip Implementation written in SytemVerilog☆210Aug 27, 2022Updated 3 years ago
- ☆36Jul 29, 2026Updated last week
- A simple, scalable, source-synchronous, all-digital DDR link☆39Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Common SystemVerilog components☆779Jul 29, 2026Updated last week
- A dependency management tool for hardware projects.☆383Updated this week
- The multi-core cluster of a PULP system.☆114Aug 4, 2026Updated last week
- ☆16May 6, 2026Updated 3 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆54Jan 13, 2025Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- A simple superscalar out-of-order RISC-V microprocessor☆253Feb 24, 2025Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆324Jul 23, 2026Updated 2 weeks ago
- Parametric AXI4 crossbar in SystemVerilog☆240May 25, 2026Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆115Sep 18, 2023Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆242Updated this week
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,419Jun 30, 2026Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆535Updated this week
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆39Dec 22, 2023Updated 2 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,287Sep 18, 2021Updated 4 years ago