A Fast, Low-Overhead On-chip Network
☆336Aug 14, 2026Updated 2 weeks ago
Alternatives and similar repositories for FlooNoC
Users that are interested in FlooNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆39Aug 24, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆235Aug 24, 2026Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆197Nov 18, 2024Updated last year
- ☆26Jul 22, 2026Updated last month
- GEMM and GEMM-Ops accelerator for PULP systems☆115Aug 5, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- whatever it means☆19Jun 10, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,671Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆167Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- ☆246Jun 25, 2025Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆147Updated this week
- Network on Chip Implementation written in SytemVerilog☆211Aug 27, 2022Updated 4 years ago
- ☆36Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆42Aug 13, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- A dependency management tool for hardware projects.☆388Aug 20, 2026Updated last week
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated 3 weeks ago
- ☆16May 6, 2026Updated 3 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆54Jan 13, 2025Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆241May 25, 2026Updated 3 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,031Aug 20, 2026Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆247Updated this week
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,441Jun 30, 2026Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆539Aug 19, 2026Updated last week
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆39Dec 22, 2023Updated 2 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,279Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆157Updated this week
- 32-bit Superscalar RISC-V CPU☆1,296Sep 18, 2021Updated 4 years ago