pulp-platform / FlooNoCLinks
A Fast, Low-Overhead On-chip Network
☆220Updated this week
Alternatives and similar repositories for FlooNoC
Users that are interested in FlooNoC are comparing it to the libraries listed below
Sorting:
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 3 months ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- Verilog Configurable Cache☆180Updated 8 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆205Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated 2 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 3 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated last week
- ☆178Updated 4 months ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- ☆176Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆127Updated last week
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- ☆90Updated 11 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- ☆97Updated last year
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago