A Fast, Low-Overhead On-chip Network
☆319Jul 20, 2026Updated this week
Alternatives and similar repositories for FlooNoC
Users that are interested in FlooNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆38Jul 11, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Jul 14, 2026Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆193Nov 18, 2024Updated last year
- ☆26Jul 13, 2026Updated last week
- GEMM and GEMM-Ops accelerator for PULP systems☆108Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- whatever it means☆18Jun 10, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,627Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- ☆242Jun 25, 2025Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆138Updated this week
- Network on Chip Implementation written in SytemVerilog☆209Aug 27, 2022Updated 3 years ago
- ☆36Jul 2, 2026Updated 2 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆39Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Common SystemVerilog components☆766Updated this week
- A dependency management tool for hardware projects.☆379Updated this week
- The multi-core cluster of a PULP system.☆114Updated this week
- ☆16May 6, 2026Updated 2 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆49Jan 13, 2025Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆323Jul 2, 2026Updated 2 weeks ago
- Parametric AXI4 crossbar in SystemVerilog☆237May 25, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Sep 18, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,980Jul 14, 2026Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆38Dec 22, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- ☆42Apr 28, 2019Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago