Chisel RISC-V Vector 1.0 Implementation
☆153Jul 14, 2026Updated 2 weeks ago
Alternatives and similar repositories for saturn-vectors
Users that are interested in saturn-vectors are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆532Jun 8, 2026Updated last month
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆164Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆260Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Dec 9, 2025Updated 7 months ago
- ☆319Jul 22, 2026Updated last week
- Unit tests generator for RVV 1.0☆115May 25, 2026Updated 2 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 9, 2026Updated 2 weeks ago
- ☆18Mar 11, 2026Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆58Jan 20, 2026Updated 6 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆65Jun 22, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,344Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Berkeley's Spatial Array Generator☆1,406Jun 30, 2026Updated 3 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- Open-source non-blocking L2 cache☆65Updated this week
- RISC-V Integrated Matrix Development Repository☆25Updated this week
- A fork of Xiangshan for AI☆56Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆111Updated this week
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 9 months ago
- ☆14Aug 31, 2025Updated 10 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Jul 22, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆321Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 8 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- ☆14Jul 16, 2026Updated last week
- Vector processor for RISC-V vector ISA☆142Oct 19, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆58Jul 3, 2026Updated 3 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- ☆323Jan 23, 2026Updated 6 months ago
- ☆92Jul 15, 2026Updated 2 weeks ago
- ☆2,173Updated this week
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 6 months ago