ucb-bar / saturn-vectors
Chisel RISC-V Vector 1.0 Implementation
☆84Updated last month
Alternatives and similar repositories for saturn-vectors:
Users that are interested in saturn-vectors are comparing it to the libraries listed below
- Unit tests generator for RVV 1.0☆78Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated this week
- Vector Acceleration IP core for RISC-V*☆170Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Open source high performance IEEE-754 floating unit☆67Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆68Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆135Updated last week
- ☆32Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 11 months ago
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago
- The multi-core cluster of a PULP system.☆80Updated this week
- RiVEC Bencmark Suite☆113Updated 3 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆105Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- A Rocket-based RISC-V superscalar in-order core☆30Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- ☆86Updated 10 months ago
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- high-performance RTL simulator☆153Updated 8 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago