Chisel RISC-V Vector 1.0 Implementation
☆146Apr 23, 2026Updated last month
Alternatives and similar repositories for saturn-vectors
Users that are interested in saturn-vectors are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated last month
- A Rocket-based RISC-V superscalar in-order core☆39Mar 11, 2026Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆523May 6, 2026Updated 3 weeks ago
- ☆15Dec 9, 2025Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆156Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Aug 31, 2025Updated 8 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- ☆317May 13, 2026Updated 2 weeks ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 4 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆223May 13, 2026Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247May 19, 2026Updated last week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆38Jan 26, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Unit tests generator for RVV 1.0☆111Updated this week
- ☆105May 15, 2026Updated 2 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆182Apr 1, 2026Updated last month
- RISC-V Zve32x Vector Coprocessor☆218Jan 22, 2026Updated 4 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 4 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 21, 2026Updated last week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 3 years ago
- ☆23Apr 24, 2026Updated last month
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated 11 months ago
- Open-source non-blocking L2 cache☆60May 21, 2026Updated last week
- A fork of Xiangshan for AI☆49Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- Open source high performance IEEE-754 floating unit☆95Feb 26, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆229Nov 7, 2025Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆295May 12, 2026Updated 2 weeks ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆99Oct 6, 2025Updated 7 months ago
- ☆14Feb 24, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆106Apr 20, 2026Updated last month