Chisel RISC-V Vector 1.0 Implementation
☆136Feb 25, 2026Updated last week
Alternatives and similar repositories for saturn-vectors
Users that are interested in saturn-vectors are comparing it to the libraries listed below
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- ☆15Dec 9, 2025Updated 2 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆311Feb 6, 2026Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- ☆18May 13, 2025Updated 9 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- ☆14Aug 31, 2025Updated 6 months ago
- ☆93Updated this week
- Vector processor for RISC-V vector ISA☆138Oct 19, 2020Updated 5 years ago
- RISC-V Zve32x Vector Coprocessor☆210Jan 22, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated 2 weeks ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- A Fast, Low-Overhead On-chip Network☆271Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆235Jan 14, 2026Updated last month
- Open-source non-blocking L2 cache☆54Updated this week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 11 months ago
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- RV64GC Linux Capable RISC-V Core☆54Oct 20, 2025Updated 4 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- ☆132Aug 14, 2025Updated 6 months ago
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆22Jan 26, 2025Updated last year
- A fork of Xiangshan for AI☆36Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago