Chisel RISC-V Vector 1.0 Implementation
☆142Mar 25, 2026Updated this week
Alternatives and similar repositories for saturn-vectors
Users that are interested in saturn-vectors are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 18, 2026Updated last week
- ☆15Dec 9, 2025Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆140Updated this week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆14Aug 31, 2025Updated 6 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆52Jan 20, 2026Updated 2 months ago
- ☆312Mar 14, 2026Updated 2 weeks ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆209Mar 16, 2026Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆238Jan 14, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- Unit tests generator for RVV 1.0☆104Nov 11, 2025Updated 4 months ago
- ☆97Mar 5, 2026Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- RISC-V Zve32x Vector Coprocessor☆211Jan 22, 2026Updated 2 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 2 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 11 months ago
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A fork of Xiangshan for AI☆37Mar 16, 2026Updated 2 weeks ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆29Apr 24, 2025Updated 11 months ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- ☆21May 13, 2025Updated 10 months ago
- Open-source non-blocking L2 cache☆57Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- RiVEC Bencmark Suite☆130Nov 27, 2024Updated last year
- Open source high performance IEEE-754 floating unit☆91Feb 26, 2024Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆34Dec 15, 2025Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆227Nov 7, 2025Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Mar 19, 2026Updated last week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆95Oct 6, 2025Updated 5 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆14Feb 24, 2025Updated last year