Chisel RISC-V Vector 1.0 Implementation
☆145Apr 23, 2026Updated 2 weeks ago
Alternatives and similar repositories for saturn-vectors
Users that are interested in saturn-vectors are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Apr 28, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆515Apr 24, 2026Updated 2 weeks ago
- ☆15Dec 9, 2025Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆14Aug 31, 2025Updated 8 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- ☆314May 2, 2026Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆55Jan 20, 2026Updated 3 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆220Apr 24, 2026Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247Jan 14, 2026Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Unit tests generator for RVV 1.0☆108Nov 11, 2025Updated 5 months ago
- ☆103Mar 5, 2026Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆181Apr 1, 2026Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- RISC-V Zve32x Vector Coprocessor☆216Jan 22, 2026Updated 3 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 3 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- ☆23Apr 24, 2026Updated 2 weeks ago
- Open-source non-blocking L2 cache☆60Updated this week
- Reasoning LLMs optimized for Chisel code generation☆25Jun 19, 2025Updated 10 months ago
- A fork of Xiangshan for AI☆48May 1, 2026Updated last week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆44May 5, 2023Updated 3 years ago
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- Open source high performance IEEE-754 floating unit☆94Feb 26, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆230Nov 7, 2025Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆98Oct 6, 2025Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated 2 weeks ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago