ucb-bar / saturn-vectorsLinks
Chisel RISC-V Vector 1.0 Implementation
☆114Updated 2 weeks ago
Alternatives and similar repositories for saturn-vectors
Users that are interested in saturn-vectors are comparing it to the libraries listed below
Sorting:
- Unit tests generator for RVV 1.0☆92Updated 3 weeks ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- ☆59Updated last week
- ☆80Updated last week
- Open source high performance IEEE-754 floating unit☆85Updated last year
- high-performance RTL simulator☆180Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Open-source high-performance non-blocking cache☆90Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Open-source non-blocking L2 cache☆50Updated this week
- ☆108Updated 2 months ago
- The specification for the FIRRTL language☆62Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Self checking RISC-V directed tests☆113Updated 4 months ago
- ☆190Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago