Chisel RISC-V Vector 1.0 Implementation
☆159Nov 3, 2026Updated this week
Alternatives and similar repositories for saturn-vectors
Users that are interested in saturn-vectors are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆42Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 3 weeks ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Updated this week
- ☆325Jul 22, 2026Updated 3 months ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Sep 30, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆265Oct 12, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆180Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- ☆18Mar 11, 2026Updated 7 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆72Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆64Jan 20, 2026Updated 9 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆15Dec 11, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,448Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Berkeley's Spatial Array Generator☆1,549Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 7 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Updated this week
- ☆14Aug 31, 2025Updated last year
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 6 years ago
- ☆328Jan 23, 2026Updated 9 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆268Oct 31, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆124Updated this week
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 27, 2026Updated last week
- Consistency checker for memory subsystem traces☆22Oct 10, 2016Updated 10 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- RISC-V Integrated Matrix Development Repository☆27Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,281Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆240Nov 7, 2025Updated 11 months ago
- A fork of Xiangshan for AI☆65Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Updated this week
- RISC-V Zve32x Vector Coprocessor☆225Jan 22, 2026Updated 9 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆61Oct 19, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Updated this week