yonseicasl / NPUsim
NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
☆34Updated 3 months ago
Alternatives and similar repositories for NPUsim:
Users that are interested in NPUsim are comparing it to the libraries listed below
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆25Updated last week
- ☆29Updated 2 weeks ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆51Updated 4 months ago
- ☆35Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆26Updated 5 months ago
- A Toy-Purpose TPU Simulator☆17Updated 10 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- NeuraChip Accelerator Simulator☆11Updated 11 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Processing in Memory Emulation☆19Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆11Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆26Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆37Updated 6 months ago
- ☆59Updated last year
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆40Updated last year