yonseicasl / NPUsim
NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
☆25Updated last month
Alternatives and similar repositories for NPUsim:
Users that are interested in NPUsim are comparing it to the libraries listed below
- ☆25Updated 4 months ago
- ☆34Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆22Updated 6 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- Ratatoskr NoC Simulator☆23Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated 2 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- ☆24Updated 5 years ago
- NeuraChip Accelerator Simulator☆11Updated 9 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆22Updated 3 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 7 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- ☆12Updated 7 months ago
- ☆11Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆28Updated 4 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆19Updated 9 years ago
- ☆34Updated 2 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Processing in Memory Emulation☆18Updated last year