yonseicasl / NPUsim
NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
☆34Updated 4 months ago
Alternatives and similar repositories for NPUsim:
Users that are interested in NPUsim are comparing it to the libraries listed below
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated last week
- ☆30Updated last month
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A Toy-Purpose TPU Simulator☆18Updated 11 months ago
- ☆27Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆76Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- NeuraChip Accelerator Simulator☆11Updated last year
- ☆35Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆59Updated last week
- Ratatoskr NoC Simulator☆25Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆13Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- Processing in Memory Emulation☆20Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆40Updated 7 months ago
- ☆46Updated 6 years ago