yhinai / TensorGPGPULinks
RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and generative AI with configurable precision (FP32/16/BF16/INT8).
☆17Updated 5 months ago
Alternatives and similar repositories for TensorGPGPU
Users that are interested in TensorGPGPU are comparing it to the libraries listed below
Sorting:
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆16Updated this week
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆18Updated 2 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- A Heterogeneous GPU Platform for Chipyard SoC☆23Updated last week
- A small Neural Network Processor for Edge devices.☆13Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆19Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- ☆30Updated last month
- ☆27Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆17Updated 2 months ago
- ☆13Updated 8 months ago
- ☆29Updated 5 years ago
- ☆15Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- ☆51Updated 6 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆13Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated 4 months ago