yhinai / TensorGPGPULinks
RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and generative AI with configurable precision (FP32/16/BF16/INT8).
☆15Updated 5 months ago
Alternatives and similar repositories for TensorGPGPU
Users that are interested in TensorGPGPU are comparing it to the libraries listed below
Sorting:
- ☆14Updated last week
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆18Updated this week
- ☆29Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- ☆18Updated 2 months ago
- ☆19Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆17Updated last month
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆42Updated 9 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- ☆13Updated 7 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated 3 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆29Updated last week
- ☆27Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- ☆10Updated 3 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago