Generic Register Interface (contains various adapters)
☆140May 15, 2026Updated last month
Alternatives and similar repositories for register_interface
Users that are interested in register_interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆762Updated this week
- The multi-core cluster of a PULP system.☆114Jun 19, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆219Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆273Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆92Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆313Apr 1, 2026Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- ☆109Jun 17, 2026Updated last week
- ☆16May 6, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Jun 11, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,603Jun 22, 2026Updated last week
- Simple runtime for Pulp platforms☆52Jun 18, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆617May 26, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jun 2, 2026Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆687Jun 22, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated 2 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆321Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆346Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BaseJump STL: A Standard Template Library for SystemVerilog☆670Jun 16, 2026Updated last week
- CORE-V Family of RISC-V Cores☆358Mar 31, 2026Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- ☆13May 5, 2023Updated 3 years ago
- A simple, basic, formally verified UART controller☆342Jan 29, 2024Updated 2 years ago
- Verilog Configurable Cache☆200Jun 10, 2026Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆108May 22, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆898Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V CPU Core☆439Jun 24, 2025Updated last year
- Verilog digital signal processing components☆184Oct 30, 2022Updated 3 years ago
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 4 months ago
- ☆19Updated this week
- Opensource DDR3 Controller☆456Jun 12, 2026Updated 2 weeks ago
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆605Oct 10, 2021Updated 4 years ago