Generic Register Interface (contains various adapters)
☆136Feb 14, 2026Updated last week
Alternatives and similar repositories for register_interface
Users that are interested in register_interface are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆712Feb 6, 2026Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆81Feb 5, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- ☆91Feb 19, 2026Updated last week
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated 3 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- ☆14Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- CORE-V Family of RISC-V Cores☆330Feb 13, 2025Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Feb 20, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 11, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆99Feb 20, 2026Updated last week
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆862Feb 27, 2025Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- Parametric GPIO Peripheral☆11Jan 30, 2025Updated last year
- RISC-V Verification Interface☆142Jan 28, 2026Updated 3 weeks ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 6 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆423Feb 13, 2026Updated 2 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year