Generic Register Interface (contains various adapters)
☆140Aug 6, 2026Updated last month
Alternatives and similar repositories for register_interface
Users that are interested in register_interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆799Updated this week
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆162Oct 31, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Debug Support for our PULP RISC-V Cores☆328Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆101Aug 20, 2026Updated 3 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- ☆16May 6, 2026Updated 4 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆129Sep 7, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 20, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆722Updated this week
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆328Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 8 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week
- CORE-V Family of RISC-V Cores☆371Mar 31, 2026Updated 5 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Verilog Configurable Cache☆197Jun 10, 2026Updated 3 months ago
- A simple, basic, formally verified UART controller☆349Jan 29, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆918Feb 27, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆116Sep 12, 2026Updated last week
- ☆13May 5, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- UNSUPPORTED INTERNAL toolchain builds☆49Updated this week
- RISC-V CPU Core☆449Jun 24, 2025Updated last year
- Verilog digital signal processing components☆193Oct 30, 2022Updated 3 years ago
- ☆20Aug 6, 2026Updated last month
- AMBA AXI VIP☆477Jun 28, 2024Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year