Generic Register Interface (contains various adapters)
☆137Feb 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for register_interface
Users that are interested in register_interface are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆723Mar 11, 2026Updated last week
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- ☆96Mar 5, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- ☆14Mar 9, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Feb 11, 2026Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- CORE-V Family of RISC-V Cores☆340Feb 13, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- ☆13May 5, 2023Updated 2 years ago
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Mar 13, 2026Updated last week
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆870Feb 27, 2025Updated last year
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 24, 2026Updated 3 weeks ago
- ☆19Oct 7, 2025Updated 5 months ago
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year