pulp-platform / register_interfaceLinks
Generic Register Interface (contains various adapters)
☆134Updated last month
Alternatives and similar repositories for register_interface
Users that are interested in register_interface are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- The multi-core cluster of a PULP system.☆110Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆79Updated last year
- RISC-V Verification Interface☆134Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- RISC-V System on Chip Template☆159Updated 4 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆250Updated last year
- Verilog Configurable Cache☆187Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆153Updated last year
- Open-source RISC-V microcontroller for embedded and FPGA applications☆189Updated this week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated this week
- Vector processor for RISC-V vector ISA☆133Updated 5 years ago
- ☆99Updated 4 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆121Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- A Fast, Low-Overhead On-chip Network☆257Updated 3 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆194Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆185Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆56Updated 4 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- RISC-V Nox core☆71Updated 5 months ago
- Simple runtime for Pulp platforms☆49Updated 2 months ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago