Generic Register Interface (contains various adapters)
☆141Aug 6, 2026Updated this week
Alternatives and similar repositories for register_interface
Users that are interested in register_interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆777Jul 29, 2026Updated last week
- The multi-core cluster of a PULP system.☆114Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆226Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆95Jul 22, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆321Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆113Updated this week
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,650Updated this week
- ☆16May 6, 2026Updated 3 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- Simple runtime for Pulp platforms☆54Jul 7, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AXI Adapter(s) for RISC-V Atomic Operations☆67Jul 20, 2026Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆709Jul 17, 2026Updated 3 weeks ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆324Jul 23, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆229Jan 11, 2026Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆165Updated this week
- CORE-V Family of RISC-V Cores☆366Mar 31, 2026Updated 4 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Verilog Configurable Cache☆196Jun 10, 2026Updated 2 months ago
- A simple, basic, formally verified UART controller☆346Jan 29, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆910Feb 27, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆111Jul 28, 2026Updated last week
- ☆13May 5, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 5 months ago
- Verilog digital signal processing components☆188Oct 30, 2022Updated 3 years ago
- ☆19Updated this week
- AMBA AXI VIP☆470Jun 28, 2024Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year