Generic Register Interface (contains various adapters)
☆140Jul 2, 2026Updated 2 weeks ago
Alternatives and similar repositories for register_interface
Users that are interested in register_interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆766Updated this week
- The multi-core cluster of a PULP system.☆114Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆93Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆316Jul 2, 2026Updated 2 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆108Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Updated this week
- ☆16May 6, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- Simple runtime for Pulp platforms☆53Jul 7, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 6, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆300Jun 16, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆700Updated this week
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated 2 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆322Jul 2, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆136Jul 11, 2025Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,266May 29, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- CORE-V Family of RISC-V Cores☆363Mar 31, 2026Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- ☆13May 5, 2023Updated 3 years ago
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- A simple, basic, formally verified UART controller☆343Jan 29, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110May 22, 2026Updated last month
- Verilog AXI stream components for FPGA implementation☆905Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V CPU Core☆441Jun 24, 2025Updated last year
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 4 months ago
- Verilog digital signal processing components☆186Oct 30, 2022Updated 3 years ago
- ☆19Jul 9, 2026Updated last week
- Opensource DDR3 Controller☆462Jun 12, 2026Updated last month
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago