Generic Register Interface (contains various adapters)
☆138Feb 24, 2026Updated 2 months ago
Alternatives and similar repositories for register_interface
Users that are interested in register_interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆738Updated this week
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆207Apr 8, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆85Feb 5, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated 3 weeks ago
- ☆102Mar 5, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- ☆15Mar 9, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Apr 1, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆288Mar 30, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆130Jul 11, 2025Updated 9 months ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆318Apr 15, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆330Apr 22, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- CORE-V Family of RISC-V Cores☆350Mar 31, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- ☆13May 5, 2023Updated 2 years ago
- A simple, basic, formally verified UART controller☆336Jan 29, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated last week
- Verilog Configurable Cache☆196Mar 9, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆885Feb 27, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V CPU Core☆425Jun 24, 2025Updated 10 months ago
- Verilog digital signal processing components☆174Oct 30, 2022Updated 3 years ago
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 2 months ago
- ☆19Apr 22, 2026Updated last week
- Opensource DDR3 Controller☆428Jan 18, 2026Updated 3 months ago
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆588Oct 10, 2021Updated 4 years ago