Tile based architecture designed for computing efficiency, scalability and generality
☆306Nov 11, 2026Updated this week
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BaseJump STL: A Standard Template Library for SystemVerilog☆694Updated this week
- A Linux-capable RISC-V multicore for and by the world☆843Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated last month
- The OpenPiton Platform☆846Oct 30, 2026Updated 2 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆333Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆653Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆182Updated this week
- Common SystemVerilog components☆816Sep 18, 2026Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆46Sep 22, 2026Updated last month
- Generic Register Interface (contains various adapters)☆142Aug 6, 2026Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆291Nov 6, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Updated this week
- The multi-core cluster of a PULP system.☆123Oct 27, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆255Oct 26, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,758Updated this week
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆434Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,218Updated this week
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- VeeR EH1 core☆977Jul 16, 2026Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆330Aug 7, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- pulp_soc is the core building component of PULP based SoCs☆87Jul 17, 2026Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆568Oct 16, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,325Nov 3, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,334Sep 18, 2021Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆372Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆385Oct 19, 2023Updated 3 years ago
- ☆2,403Updated this week
- SERV - The SErial RISC-V CPU☆1,925Aug 25, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆480Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Functional verification project for the CORE-V family of RISC-V cores.☆742Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆142Jul 11, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆241Nov 7, 2025Updated last year
- VeeR EH2 core☆285Oct 6, 2026Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆473Sep 10, 2026Updated 2 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆134Sep 7, 2026Updated 2 months ago
- CORE-V Family of RISC-V Cores☆381Mar 31, 2026Updated 7 months ago
Are these results useful?