Tile based architecture designed for computing efficiency, scalability and generality
☆302Jul 27, 2026Updated last week
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated 3 weeks ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38May 28, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆324Jul 23, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆627Jul 24, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The OpenPiton Platform☆807Feb 25, 2026Updated 5 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated last year
- The multi-core cluster of a PULP system.☆114Jul 17, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆141Updated this week
- Common SystemVerilog components☆775Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,645Updated this week
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆276Nov 6, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆225Updated this week
- VeeR EH1 core☆960Jul 16, 2026Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆165Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,271May 29, 2026Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆421Jul 25, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 32-bit Superscalar RISC-V CPU☆1,285Sep 18, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆534Jun 8, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,106Jul 18, 2026Updated 2 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆707Jul 17, 2026Updated 2 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆385Oct 19, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆470Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆462Jul 2, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,845Jul 10, 2026Updated 3 weeks ago
- GPGPU microprocessor architecture☆2,213Nov 8, 2024Updated last year
- Simple runtime for Pulp platforms☆54Jul 7, 2026Updated 3 weeks ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆112Jul 28, 2026Updated last week