bespoke-silicon-group / bsg_manycoreLinks
Tile based architecture designed for computing efficiency, scalability and generality
☆257Updated 2 weeks ago
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below
Sorting:
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- RISC-V Torture Test☆195Updated 10 months ago
- ☆135Updated last year
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- VeeR EL2 Core☆278Updated 2 weeks ago
- ☆326Updated 8 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆165Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆186Updated this week
- ☆175Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- ☆288Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- ☆238Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆110Updated last week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- high-performance RTL simulator☆159Updated 11 months ago