Tile based architecture designed for computing efficiency, scalability and generality
☆303Sep 12, 2026Updated this week
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Updated this week
- A Linux-capable RISC-V multicore for and by the world☆831Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆328Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆635Jul 24, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The OpenPiton Platform☆825Feb 25, 2026Updated 6 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆46Updated this week
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- Generic Register Interface (contains various adapters)☆139Aug 6, 2026Updated last month
- Common SystemVerilog components☆792Sep 3, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,692Updated this week
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- Verilog Configurable Cache☆197Jun 10, 2026Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆238Updated this week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆170Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,289Aug 26, 2026Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,201Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆423Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 32-bit Superscalar RISC-V CPU☆1,306Sep 18, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Aug 19, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆1,136Aug 16, 2026Updated 3 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,041Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆720Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆474Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆467Updated this week
- SERV - The SErial RISC-V CPU☆1,882Aug 25, 2026Updated 2 weeks ago
- GPGPU microprocessor architecture☆2,222Nov 8, 2024Updated last year
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 2 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆118Sep 5, 2026Updated last week