bespoke-silicon-group / bsg_manycoreLinks
Tile based architecture designed for computing efficiency, scalability and generality
☆263Updated last month
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆241Updated 9 months ago
- Verilog Configurable Cache☆180Updated 8 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆272Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated last week
- ☆334Updated 10 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- RISC-V Torture Test☆195Updated last year
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆300Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆220Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆205Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 10 months ago
- ☆293Updated last month
- VeeR EL2 Core☆292Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- ☆240Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- ☆182Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆276Updated 3 months ago
- Code used in☆193Updated 8 years ago