Tile based architecture designed for computing efficiency, scalability and generality
☆303Sep 20, 2026Updated 2 weeks ago
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BaseJump STL: A Standard Template Library for SystemVerilog☆685Sep 28, 2026Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Sep 21, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆836Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆640Sep 14, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The OpenPiton Platform☆831Feb 25, 2026Updated 7 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆46Sep 22, 2026Updated last week
- The multi-core cluster of a PULP system.☆118Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- Common SystemVerilog components☆806Sep 18, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated last week
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 4 years ago
- Verilog Configurable Cache☆197Sep 21, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆283Nov 6, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆245Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆174Updated this week
- VeeR EH1 core☆972Jul 16, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,306Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,209Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆427Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 32-bit Superscalar RISC-V CPU☆1,314Sep 18, 2021Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆549Sep 22, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- VRoom! RISC-V CPU☆523Sep 2, 2024Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆1,148Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,043Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆726Sep 14, 2026Updated 3 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆468Sep 10, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,896Aug 25, 2026Updated last month
- GPGPU microprocessor architecture☆2,225Nov 8, 2024Updated last year
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 2 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆122Updated this week