Tile based architecture designed for computing efficiency, scalability and generality
☆290Apr 30, 2026Updated last week
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 29, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆800Apr 24, 2026Updated 2 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319Apr 15, 2026Updated 3 weeks ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Updated this week
- The OpenPiton Platform☆788Feb 25, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆113Apr 29, 2026Updated last week
- Generic Register Interface (contains various adapters)☆139Feb 24, 2026Updated 2 months ago
- Common SystemVerilog components☆743Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Verilog Configurable Cache☆196Mar 9, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- VeeR EH1 core☆939May 29, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆316Mar 6, 2026Updated 2 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,171Feb 21, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,241Sep 18, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆515Apr 24, 2026Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆411Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- ☆103Mar 5, 2026Updated 2 months ago
- VRoom! RISC-V CPU☆520Sep 2, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- ☆2,005Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆208Apr 8, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,052Apr 30, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,012Apr 28, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆131Jul 11, 2025Updated 9 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,241Apr 29, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆677Apr 16, 2026Updated 3 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago