Tile based architecture designed for computing efficiency, scalability and generality
☆279Feb 20, 2026Updated 2 weeks ago
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below
Sorting:
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated last month
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Feb 11, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated 8 months ago
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- Common SystemVerilog components☆718Feb 26, 2026Updated last week
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆111Mar 2, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- Verilog Configurable Cache☆192Feb 26, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆497Updated this week
- ☆93Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Updated this week
- A Fast, Low-Overhead On-chip Network☆271Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Mar 2, 2026Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆404Updated this week
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,153Feb 21, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 3 weeks ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- ☆1,913Updated this week