bespoke-silicon-group / bsg_manycoreLinks
Tile based architecture designed for computing efficiency, scalability and generality
☆263Updated 2 months ago
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- ☆336Updated 11 months ago
- Verilog Configurable Cache☆181Updated 8 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆176Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆278Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆174Updated this week
- RISC-V Torture Test☆197Updated last year
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- VeeR EL2 Core☆294Updated 2 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆210Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- ☆294Updated 2 weeks ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆303Updated last week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- ☆243Updated 2 years ago
- high-performance RTL simulator☆173Updated last year
- RISC-V Formal Verification Framework☆145Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated last month
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆99Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago