bespoke-silicon-group / bsg_manycoreLinks
Tile based architecture designed for computing efficiency, scalability and generality
☆269Updated last month
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆188Updated this week
- ☆350Updated last month
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- Verilog Configurable Cache☆184Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- RISC-V Torture Test☆200Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆534Updated this week
- VeeR EL2 Core☆299Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- ☆245Updated 2 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- ☆298Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated last week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- ☆148Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago