bespoke-silicon-group / bsg_manycoreLinks
Tile based architecture designed for computing efficiency, scalability and generality
☆266Updated last week
Alternatives and similar repositories for bsg_manycore
Users that are interested in bsg_manycore are comparing it to the libraries listed below
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated last year
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- ☆346Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 11 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated last week
- Verilog Configurable Cache☆183Updated 10 months ago
- RISC-V Torture Test☆197Updated last year
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- VeeR EL2 Core☆297Updated last week
- ☆297Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆163Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- ☆244Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- high-performance RTL simulator☆178Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- ☆145Updated 2 years ago
- ☆189Updated last year