pulp-platform / neurekaLinks
2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆28Updated last week
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below
Sorting:
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- ☆90Updated this week
- Reconfigurable Binary Engine☆17Updated 4 years ago
- matrix-coprocessor for RISC-V☆30Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- ☆29Updated 6 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆33Updated 2 months ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- BlackParrot on Zynq☆48Updated this week
- RISC-V Matrix Specification☆23Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 3 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- The multi-core cluster of a PULP system.☆111Updated last week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Updated 7 years ago