2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆30Jan 29, 2026Updated last month
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated 3 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- ☆38Updated this week
- ☆21Mar 11, 2026Updated last week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- ☆97Mar 5, 2026Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆50Jan 20, 2026Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- ☆32Jan 21, 2026Updated 2 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆125Mar 13, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆20Nov 23, 2022Updated 3 years ago
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆171Jun 9, 2023Updated 2 years ago
- ☆20Mar 10, 2026Updated last week
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆39Jun 23, 2015Updated 10 years ago
- ☆124Mar 13, 2026Updated last week
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆63Dec 15, 2025Updated 3 months ago
- RISC-V Zve32x Vector Coprocessor☆210Jan 22, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Updated this week
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 4 years ago
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆47Feb 22, 2017Updated 9 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year