pulp-platform / neurekaLinks
2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆27Updated 2 weeks ago
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below
Sorting:
- ☆89Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Algorithmic C Machine Learning Library☆26Updated last month
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 9 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last week
- matrix-coprocessor for RISC-V☆26Updated 2 weeks ago
- ☆28Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- BlackParrot on Zynq☆47Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆75Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- The multi-core cluster of a PULP system.☆109Updated last month
- Simple runtime for Pulp platforms☆49Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- ☆33Updated last month
- PCI Express controller model☆71Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year