pulp-platform / neureka
2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆19Updated last month
Related projects ⓘ
Alternatives and complementary repositories for neureka
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- The multi-core cluster of a PULP system.☆56Updated last week
- Reconfigurable Binary Engine☆15Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated 3 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Pulp virtual platform☆21Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 8 months ago
- ☆21Updated 2 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆44Updated 5 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆12Updated 3 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 5 years ago
- PCI Express controller model☆45Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago
- ☆22Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- ☆36Updated last week
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago