2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆30Jan 29, 2026Updated last month
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- matrix-coprocessor for RISC-V☆30Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Feb 24, 2026Updated last week
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last month
- ☆21Feb 20, 2026Updated last week
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last month
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆93Feb 24, 2026Updated last week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- ☆29Oct 20, 2019Updated 6 years ago
- ☆32Jan 21, 2026Updated last month
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆17Nov 6, 2024Updated last year
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆123Feb 21, 2026Updated last week
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- ☆38Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆20Feb 19, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆45Jan 6, 2023Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆39Jun 23, 2015Updated 10 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆49Jan 2, 2025Updated last year
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- ☆123Nov 12, 2025Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Dec 14, 2022Updated 3 years ago
- ☆21May 14, 2025Updated 9 months ago