2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆31Jan 29, 2026Updated 3 months ago
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 2 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Apr 1, 2026Updated last month
- ☆39Apr 23, 2026Updated last week
- ☆23Mar 27, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated last month
- ☆102Mar 5, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆54Jan 20, 2026Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆32Apr 13, 2026Updated 2 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆129Apr 24, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆20Nov 23, 2022Updated 3 years ago
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 3 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆20Apr 24, 2026Updated last week
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆174Jun 9, 2023Updated 2 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆20Apr 14, 2025Updated last year
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 10 years ago
- ☆124Apr 20, 2026Updated last week
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆92Aug 4, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Zve32x Vector Coprocessor☆216Jan 22, 2026Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆331Updated this week
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆64Dec 15, 2025Updated 4 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated last year
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago