2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆32May 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 25, 2026Updated 2 weeks ago
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 3 months ago
- ☆107May 15, 2026Updated 3 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Jun 3, 2026Updated last week
- ☆39Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆23May 25, 2026Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆114Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆49Jun 24, 2022Updated 3 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆158Jun 4, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 4 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆135Jun 2, 2026Updated last week
- ☆21Nov 23, 2022Updated 3 years ago
- DNN Compiler for Heterogeneous SoCs☆69Jun 2, 2026Updated last week
- Simple runtime for Pulp platforms☆52Updated this week
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆20May 29, 2026Updated last week
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆176Jun 9, 2023Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 10 years ago
- ☆126Apr 20, 2026Updated last month
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆56Jan 2, 2025Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆94Aug 4, 2025Updated 10 months ago
- RISC-V Zve32x Vector Coprocessor☆219Jan 22, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆338Jun 1, 2026Updated last week
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆65Dec 15, 2025Updated 5 months ago
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆48Feb 22, 2017Updated 9 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Dweb 2FA Client☆13Feb 16, 2024Updated 2 years ago