pulp-platform / neurekaLinks
2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆27Updated last month
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below
Sorting:
- ☆90Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- matrix-coprocessor for RISC-V☆28Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- The multi-core cluster of a PULP system.☆111Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 11 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆76Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆134Updated this week
- Wraps the NVDLA project for Chipyard integration☆22Updated 4 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- PCI Express controller model☆71Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆28Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- BlackParrot on Zynq☆47Updated 3 weeks ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆25Updated last week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆30Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 6 months ago