2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆33May 20, 2026Updated 2 months ago
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆44Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆108Updated this week
- matrix-coprocessor for RISC-V☆36Feb 27, 2026Updated 4 months ago
- DNN Compiler for Heterogeneous SoCs☆71Jun 23, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Updated this week
- ☆26Jul 13, 2026Updated last week
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆50Jun 24, 2022Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- ☆29Oct 20, 2019Updated 6 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- ☆36May 21, 2026Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple runtime for Pulp platforms☆53Jul 7, 2026Updated 2 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆107Nov 26, 2025Updated 7 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆23Updated this week
- ☆12Feb 15, 2024Updated 2 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- ☆20Jun 10, 2026Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆127Apr 20, 2026Updated 3 months ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated 2 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆138Updated this week
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆176Jun 9, 2023Updated 3 years ago
- ☆21Nov 23, 2022Updated 3 years ago
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆55Jan 20, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆95Aug 4, 2025Updated 11 months ago
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 5 months ago
- Dweb 2FA Client☆13Feb 16, 2024Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago