2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆39May 20, 2026Updated 4 months ago
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆51Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆131Sep 7, 2026Updated last week
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- matrix-coprocessor for RISC-V☆39Feb 27, 2026Updated 6 months ago
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆76Aug 20, 2026Updated last month
- ☆15Aug 5, 2026Updated last month
- ☆26Updated this week
- Theia: ray graphic processing unit☆21Jul 17, 2014Updated 12 years ago
- RTL code of some arbitration algorithm☆17Aug 25, 2019Updated 7 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- ☆29Oct 20, 2019Updated 6 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆37May 21, 2026Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 2 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆120Nov 26, 2025Updated 9 months ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆25Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆52Jun 24, 2022Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- ☆19Jun 10, 2026Updated 3 months ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 9 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆128Sep 4, 2026Updated 2 weeks ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated 2 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆148Aug 26, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆178Jun 9, 2023Updated 3 years ago
- ☆21Nov 23, 2022Updated 3 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆25Sep 28, 2024Updated last year
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆48Feb 22, 2017Updated 9 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 8 months ago
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- ☆10Jun 13, 2023Updated 3 years ago