2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆42Sep 30, 2026Updated last week
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆53Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 7 months ago
- The multi-core cluster of a PULP system.☆119Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆79Aug 20, 2026Updated last month
- ☆15Oct 2, 2026Updated last week
- ☆27Oct 1, 2026Updated last week
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 7 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated last week
- ☆29Oct 20, 2019Updated 6 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆37May 21, 2026Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 3 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆124Nov 26, 2025Updated 10 months ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆27Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- ☆20Jun 10, 2026Updated 4 months ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆128Sep 4, 2026Updated last month
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated 2 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆152Oct 2, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆180Jun 9, 2023Updated 3 years ago
- ☆22Nov 23, 2022Updated 3 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆25Sep 28, 2024Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 8 months ago
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆358Updated this week