pulp-platform / neureka
2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆21Updated this week
Alternatives and similar repositories for neureka:
Users that are interested in neureka are comparing it to the libraries listed below
- Reconfigurable Binary Engine☆16Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- ☆47Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆22Updated last month
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- PCI Express controller model☆49Updated 2 years ago
- Pulp virtual platform☆23Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- HLS for Networks-on-Chip☆33Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆23Updated 2 weeks ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆51Updated 2 months ago
- ☆59Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆30Updated last week
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 4 months ago
- ☆25Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Open FPGA Modules☆23Updated 5 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 7 months ago