pulp-platform / neureka
2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆22Updated 2 weeks ago
Alternatives and similar repositories for neureka:
Users that are interested in neureka are comparing it to the libraries listed below
- Reconfigurable Binary Engine☆16Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- Pulp virtual platform☆23Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆50Updated this week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Wraps the NVDLA project for Chipyard integration☆19Updated this week
- ☆24Updated 3 weeks ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆51Updated 3 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- A Barrel design of RV32I☆22Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- ☆59Updated 3 years ago
- ☆26Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- ☆33Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Simple runtime for Pulp platforms☆42Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month