pulp-platform / neurekaLinks
2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
☆26Updated 2 months ago
Alternatives and similar repositories for neureka
Users that are interested in neureka are comparing it to the libraries listed below
Sorting:
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆72Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 7 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The multi-core cluster of a PULP system.☆106Updated last week
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Simple runtime for Pulp platforms☆48Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- ☆27Updated 5 years ago
- ☆47Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆33Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 months ago
- Pulp virtual platform☆23Updated last month
- PCI Express controller model☆63Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago