ic-lab-duth / DRIM-SLinks
DUTH RISC-V Superscalar Microprocessor
☆31Updated 8 months ago
Alternatives and similar repositories for DRIM-S
Users that are interested in DRIM-S are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- ☆30Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated last week
- Platform Level Interrupt Controller☆41Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- Reconfigurable Binary Engine☆17Updated 4 years ago
- ☆29Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- ☆59Updated 4 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated 3 weeks ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆65Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- CMake based hardware build system☆27Updated this week