ic-lab-duth / DRIM-S
DUTH RISC-V Superscalar Microprocessor
☆30Updated 4 months ago
Alternatives and similar repositories for DRIM-S:
Users that are interested in DRIM-S are comparing it to the libraries listed below
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆23Updated 2 weeks ago
- Platform Level Interrupt Controller☆36Updated 10 months ago
- ☆41Updated 6 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- DUTH RISC-V Microprocessor☆19Updated 3 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 3 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- RISC-V soft-core PEs for TaPaSCo☆18Updated 9 months ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- YosysHQ SVA AXI Properties