ic-lab-duth / DRIM-SLinks
DUTH RISC-V Superscalar Microprocessor
☆31Updated 7 months ago
Alternatives and similar repositories for DRIM-S
Users that are interested in DRIM-S are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- ☆29Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Platform Level Interrupt Controller☆40Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆28Updated 4 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago