ic-lab-duth / DRIM-SLinks
DUTH RISC-V Superscalar Microprocessor
☆31Updated last year
Alternatives and similar repositories for DRIM-S
Users that are interested in DRIM-S are comparing it to the libraries listed below
Sorting:
- ☆30Updated last month
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- ☆19Updated last week
- Platform Level Interrupt Controller☆43Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- ☆29Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated this week
- Reconfigurable Binary Engine☆17Updated 4 years ago
- ☆80Updated last week
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- RISC-V Nox core☆68Updated 3 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- General Purpose AXI Direct Memory Access☆60Updated last year