ic-lab-duth / DRIM-SLinks
DUTH RISC-V Superscalar Microprocessor
☆31Updated 7 months ago
Alternatives and similar repositories for DRIM-S
Users that are interested in DRIM-S are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- ☆29Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Platform Level Interrupt Controller☆40Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- ☆28Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- APB Logic☆18Updated 5 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆58Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year