ic-lab-duth / DRIM-SLinks
DUTH RISC-V Superscalar Microprocessor
☆31Updated 9 months ago
Alternatives and similar repositories for DRIM-S
Users that are interested in DRIM-S are comparing it to the libraries listed below
Sorting:
- ☆30Updated last week
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- DUTH RISC-V Microprocessor☆20Updated 8 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 3 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆20Updated 11 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆17Updated this week
- Advanced Architecture Labs with CVA6☆65Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- Platform Level Interrupt Controller☆41Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 9 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆58Updated 2 weeks ago
- PCI Express controller model☆59Updated 2 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆24Updated last month
- General Purpose AXI Direct Memory Access☆55Updated last year
- ☆29Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago