pulp-platform / common_cellsLinks
Common SystemVerilog components
☆623Updated this week
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated last week
- SystemVerilog to Verilog conversion☆630Updated 2 weeks ago
- Bus bridges and other odds and ends☆560Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆461Updated 3 years ago
- VeeR EL2 Core☆278Updated last week
- The UVM written in Python☆429Updated last month
- AMBA AXI VIP☆401Updated 11 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- RISC-V CPU Core☆325Updated 11 months ago
- AXI interface modules for Cocotb☆261Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- lowRISC Style Guides☆428Updated 8 months ago
- Verilog AXI stream components for FPGA implementation☆806Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆701Updated last month
- ☆326Updated 8 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- VeeR EH1 core☆878Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago
- Opensource DDR3 Controller☆333Updated this week
- An abstraction library for interfacing EDA tools☆690Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆282Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week