Common SystemVerilog components
☆766Jul 20, 2026Updated this week
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- Generic Register Interface (contains various adapters)☆140Jul 2, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆93Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,266May 29, 2026Updated last month
- Bus bridges and other odds and ends☆688Jun 2, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,976Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,024Updated this week
- Verilog AXI components for FPGA implementation☆2,095Feb 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Functional verification project for the CORE-V family of RISC-V cores.☆700Updated this week
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jun 30, 2026Updated 2 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆108Updated this week
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆316Jul 2, 2026Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,892Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆300Jun 16, 2026Updated last month
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Verilog library for ASIC and FPGA designers☆1,433May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,997Mar 12, 2026Updated 4 months ago
- A dependency management tool for hardware projects.☆379Updated this week
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- Code generation tool for control and status registers☆462Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆322Jul 2, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VeeR EH1 core☆955Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆560Nov 26, 2024Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 6, 2026Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- An abstraction library for interfacing EDA tools☆780Jul 2, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago