pulp-platform / common_cellsLinks
Common SystemVerilog components
☆665Updated 3 weeks ago
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated this week
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,385Updated this week
- Bus bridges and other odds and ends☆593Updated 6 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- lowRISC Style Guides☆460Updated 4 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- The UVM written in Python☆464Updated last week
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- RISC-V CPU Core☆389Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆465Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆833Updated 7 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆428Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated this week
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- AMBA AXI VIP☆426Updated last year
- VeeR EH1 core☆900Updated 2 years ago
- VeeR EL2 Core☆299Updated last week
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- synthesiseable ieee 754 floating point library in verilog☆679Updated 2 years ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week