Common SystemVerilog components
☆810Sep 18, 2026Updated last month
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Functional verification project for the CORE-V family of RISC-V cores.☆733Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenTitan: Open source silicon root of trust☆3,718Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated last week
- AMBA AXI VIP☆481Oct 1, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- lowRISC Style Guides☆552Jul 8, 2026Updated 3 months ago