Common SystemVerilog components
☆807Sep 18, 2026Updated 3 weeks ago
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- Bus bridges and other odds and ends☆705Sep 11, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- Verilog AXI components for FPGA implementation☆2,149Feb 27, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆357Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆330Sep 15, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,953Sep 23, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Must-have verilog systemverilog modules☆2,024Mar 12, 2026Updated 6 months ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- A dependency management tool for hardware projects.☆395Oct 1, 2026Updated last week
- Verilog Configurable Cache☆197Sep 21, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,313Sep 18, 2021Updated 5 years ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆375Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Oct 2, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆551Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 20, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago