Common SystemVerilog components
☆747May 7, 2026Updated last week
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- Generic Register Interface (contains various adapters)☆140Feb 24, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- Bus bridges and other odds and ends☆669Mar 10, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939Updated this week
- A Fast, Low-Overhead On-chip Network☆294May 12, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆104Mar 5, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- Verilog AXI components for FPGA implementation☆2,044Feb 27, 2025Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆801Apr 24, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆310Apr 1, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆290Apr 30, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Must-have verilog systemverilog modules☆1,958Mar 12, 2026Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,415May 8, 2024Updated 2 years ago
- A dependency management tool for hardware projects.☆367Apr 30, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,247Sep 18, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- Verilog Configurable Cache☆198Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆334Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319Updated this week
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆522May 6, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 4 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆552Nov 26, 2024Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,172Feb 21, 2026Updated 2 months ago