Common SystemVerilog components
☆727Mar 31, 2026Updated last week
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆84Feb 5, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,205May 26, 2025Updated 10 months ago
- Bus bridges and other odds and ends☆660Mar 10, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,824Feb 17, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆277Apr 2, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆97Mar 5, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆671Updated this week
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆305Apr 1, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆286Mar 30, 2026Updated last week
- Must-have verilog systemverilog modules☆1,945Mar 12, 2026Updated 3 weeks ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Verilog library for ASIC and FPGA designers☆1,403May 8, 2024Updated last year
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated last week
- A dependency management tool for hardware projects.☆360Apr 2, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- Verilog Configurable Cache☆194Mar 9, 2026Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Mar 31, 2026Updated last week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- VeeR EH1 core☆933May 29, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆507Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆543Nov 26, 2024Updated last year
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆325Apr 2, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,280Updated this week