Common SystemVerilog components
☆791Aug 21, 2026Updated last week
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,668Updated this week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆96Aug 20, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆235Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,278Updated this week
- Bus bridges and other odds and ends☆699Jun 2, 2026Updated 2 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,029Aug 20, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,086Updated this week
- Verilog AXI components for FPGA implementation☆2,121Feb 27, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Functional verification project for the CORE-V family of RISC-V cores.☆713Aug 13, 2026Updated 2 weeks ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆335Aug 14, 2026Updated 2 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆114Aug 5, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,921Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last month
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆2,015Mar 12, 2026Updated 5 months ago
- A dependency management tool for hardware projects.☆388Aug 20, 2026Updated last week
- Verilog Configurable Cache☆197Jun 10, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,296Sep 18, 2021Updated 4 years ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆538Aug 19, 2026Updated last week
- VeeR EH1 core☆964Jul 16, 2026Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆566Nov 26, 2024Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 20, 2026Updated last month
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,195Aug 18, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago