Common SystemVerilog components
☆712Feb 6, 2026Updated 3 weeks ago
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆81Feb 5, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated last month
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆268Feb 19, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Must-have verilog systemverilog modules☆1,929Feb 19, 2026Updated last week
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 11, 2026Updated 2 weeks ago
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- An Open-source FPGA IP Generator☆1,051Updated this week
- ☆91Feb 19, 2026Updated last week
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Feb 20, 2026Updated last week
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆542Nov 26, 2024Updated last year