Common SystemVerilog components
☆738Apr 23, 2026Updated this week
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆85Feb 5, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆207Apr 8, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated last week
- Bus bridges and other odds and ends☆662Mar 10, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Updated this week
- A Fast, Low-Overhead On-chip Network☆283Apr 14, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆102Mar 5, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆798Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆288Mar 30, 2026Updated last month
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- A dependency management tool for hardware projects.☆365Apr 22, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,236Sep 18, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- Verilog Configurable Cache☆196Mar 9, 2026Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 2 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆318Apr 15, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆511Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆546Nov 26, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆330Apr 22, 2026Updated last week
- An abstraction library for interfacing EDA tools☆762Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,169Feb 21, 2026Updated 2 months ago