Common SystemVerilog components
☆799Sep 17, 2026Updated this week
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆101Aug 20, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 8 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- Bus bridges and other odds and ends☆704Sep 11, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,062Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Functional verification project for the CORE-V family of RISC-V cores.☆722Updated this week
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆346Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- A Linux-capable RISC-V multicore for and by the world☆832Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆328Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,937Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆2,020Mar 12, 2026Updated 6 months ago
- A dependency management tool for hardware projects.☆393Updated this week
- Verilog Configurable Cache☆197Jun 10, 2026Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,308Sep 18, 2021Updated 5 years ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆162Oct 31, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆328Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Aug 19, 2026Updated 3 weeks ago
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆569Nov 26, 2024Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 20, 2026Updated last month
- An abstraction library for interfacing EDA tools☆794Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,201Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 8 months ago