Common SystemVerilog components
☆723Mar 11, 2026Updated last week
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Bus bridges and other odds and ends☆650Mar 10, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆272Mar 13, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated last week
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- ☆96Mar 5, 2026Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last month
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- Must-have verilog systemverilog modules☆1,937Mar 12, 2026Updated last week
- A dependency management tool for hardware projects.☆354Mar 12, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,191Sep 18, 2021Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,393May 8, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- Code generation tool for control and status registers☆450Updated this week
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 3 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Feb 11, 2026Updated last month
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆541Nov 26, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,238Updated this week