pulp-platform / common_cellsLinks
Common SystemVerilog components
☆637Updated last week
Alternatives and similar repositories for common_cells
Users that are interested in common_cells are comparing it to the libraries listed below
Sorting:
- BaseJump STL: A Standard Template Library for SystemVerilog☆593Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆512Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆569Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆436Updated 2 months ago
- SystemVerilog to Verilog conversion☆653Updated last month
- Bus bridges and other odds and ends☆576Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- lowRISC Style Guides☆445Updated last month
- A Linux-capable RISC-V multicore for and by the world☆718Updated 3 months ago
- The UVM written in Python☆443Updated 3 weeks ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆357Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆448Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆817Updated 5 months ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆497Updated 3 years ago
- RISC-V CPU Core☆359Updated last month
- AMBA AXI VIP☆411Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆334Updated last week
- VeeR EL2 Core☆292Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- VeeR EH1 core☆885Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆400Updated this week
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- AXI interface modules for Cocotb☆276Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago