Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
☆15Feb 23, 2026Updated last week
Alternatives and similar repositories for LOROF
Users that are interested in LOROF are comparing it to the libraries listed below
Sorting:
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- ☆32Jan 21, 2026Updated last month
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- Dual-Core Out-of-Order MIPS CPU Design☆21May 8, 2025Updated 9 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- ☆20Feb 19, 2026Updated last week
- ☆18Jul 5, 2023Updated 2 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 4 months ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated 3 weeks ago
- ☆21Feb 20, 2026Updated last week
- Open-source Neural Processing Unit (NPU) from China ❤☆37Jan 29, 2025Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- ☆22Sep 24, 2023Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆43Feb 23, 2026Updated last week
- Autocomp: AI-Driven Code Optimizer for Tensor Accelerators☆74Feb 24, 2026Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- Advanced Architecture Labs with CVA6☆78Jan 16, 2024Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆93Feb 24, 2026Updated last week
- ☆12Aug 12, 2022Updated 3 years ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆15Nov 11, 2025Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 2 weeks ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆45Jan 6, 2023Updated 3 years ago
- QEMU based emulation library for micro-architectural simulation (ARM64 and x86)☆42Jun 30, 2019Updated 6 years ago