Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
☆15Feb 23, 2026Updated last month
Alternatives and similar repositories for LOROF
Users that are interested in LOROF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- ☆32Jan 21, 2026Updated 2 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆20Mar 10, 2026Updated last week
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆50Jan 20, 2026Updated 2 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Mar 15, 2026Updated last week
- Dual-Core Out-of-Order MIPS CPU Design☆21May 8, 2025Updated 10 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆21Mar 11, 2026Updated last week
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆16Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 4 months ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago
- Autocomp: AI-Driven Code Optimizer for Tensor Accelerators☆89Updated this week
- A fork of Xiangshan for AI☆37Mar 16, 2026Updated last week
- ☆18Jul 5, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆97Mar 5, 2026Updated 2 weeks ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Mar 16, 2026Updated last week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆22Sep 24, 2023Updated 2 years ago
- ☆18May 1, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆14Jan 19, 2024Updated 2 years ago
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- ☆15Oct 7, 2020Updated 5 years ago
- ☆12Apr 19, 2022Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week