Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
☆17May 25, 2026Updated 2 weeks ago
Alternatives and similar repositories for LOROF
Users that are interested in LOROF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- ☆35May 21, 2026Updated 3 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆20May 29, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14May 18, 2026Updated 3 weeks ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 4 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆26Updated this week
- Dual-Core Out-of-Order MIPS CPU Design☆23May 8, 2025Updated last year
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆23May 25, 2026Updated 2 weeks ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21May 12, 2026Updated last month
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆20Jun 4, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆32Nov 1, 2025Updated 7 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32May 20, 2026Updated 3 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆40Mar 11, 2026Updated 3 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 7 months ago
- ☆18Jul 5, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- A fork of Xiangshan for AI☆52Jun 5, 2026Updated last week
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆107May 15, 2026Updated 3 weeks ago
- The official NaplesPU hardware code repository☆30Jul 27, 2019Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- ☆22Sep 24, 2023Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆18May 1, 2020Updated 6 years ago
- ☆15Jan 19, 2024Updated 2 years ago
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Heterogeneous GPU Platform for AI and Neural Graphics☆58Updated this week
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- ☆15Oct 7, 2020Updated 5 years ago
- Autocomp: Optimize any AI kernel, anywhere.☆135Jun 3, 2026Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Updated this week
- ☆12Apr 19, 2022Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated last month