☆39Oct 22, 2026Updated last week
Alternatives and similar repositories for axi_llc
Users that are interested in axi_llc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- ☆22Oct 12, 2026Updated 2 weeks ago
- ☆16Apr 21, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆252Updated this week
- ☆26Oct 8, 2019Updated 7 years ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- ☆68Mar 31, 2025Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The multi-core cluster of a PULP system.☆123Updated this week
- 128KB AXI cache (32-bit in, 256-bit out)☆58May 10, 2021Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Updated this week
- ☆40Updated this week
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆385Updated this week
- GTKWave Decoders for RISCV☆15Aug 16, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆67Oct 12, 2026Updated 2 weeks ago
- ☆12Mar 24, 2023Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Oct 13, 2026Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Sep 18, 2023Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆215Aug 27, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated 2 weeks ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated last year
- ☆15Jul 18, 2026Updated 3 months ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year