pulp-platform / axi_llcLinks
☆30Updated last week
Alternatives and similar repositories for axi_llc
Users that are interested in axi_llc are comparing it to the libraries listed below
Sorting:
- ☆17Updated 3 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆29Updated 2 months ago
- APB Logic☆19Updated 3 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- ☆21Updated 5 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 6 months ago
- ☆21Updated 5 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Platform Level Interrupt Controller☆41Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- ☆10Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆28Updated last year