☆34Feb 17, 2026Updated last month
Alternatives and similar repositories for axi_llc
Users that are interested in axi_llc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple, scalable, source-synchronous, all-digital DDR link☆36Updated this week
- ☆21Mar 11, 2026Updated last week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 3 months ago
- ☆19Oct 7, 2025Updated 5 months ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Updated this week
- ☆36Dec 22, 2025Updated 3 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆31Nov 3, 2025Updated 4 months ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- ☆97Mar 5, 2026Updated 2 weeks ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆13May 5, 2023Updated 2 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- Simple UVM testbench development using the uvmtb_template files☆24Jan 16, 2025Updated last year
- ☆26Aug 28, 2024Updated last year
- Public release☆58Sep 3, 2019Updated 6 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 5 months ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- ☆23Oct 8, 2019Updated 6 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 8 months ago