pulp-platform / axi_llcLinks
☆29Updated last month
Alternatives and similar repositories for axi_llc
Users that are interested in axi_llc are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆20Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- ☆13Updated last week
- ☆12Updated 2 weeks ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- APB Logic☆18Updated 5 months ago
- PCI Express controller model☆57Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆33Updated 2 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Common SystemVerilog RTL modules for RgGen☆12Updated this week