pulp-platform / axi_llc
☆24Updated last month
Alternatives and similar repositories for axi_llc:
Users that are interested in axi_llc are comparing it to the libraries listed below
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- ☆11Updated 6 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 3 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆23Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 6 months ago
- ☆19Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- Reconfigurable Binary Engine☆16Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆21Updated 5 years ago
- APB Logic☆15Updated 3 months ago
- MathLib DAC 2023 version☆12Updated last year
- AXI X-Bar☆19Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- verification of simple axi-based cache☆18Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆22Updated 6 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- ☆26Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated last month
- Common SystemVerilog RTL modules for RgGen☆12Updated last month