pulp-platform / tech_cells_generic
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
☆45Updated last month
Alternatives and similar repositories for tech_cells_generic:
Users that are interested in tech_cells_generic are comparing it to the libraries listed below
- The multi-core cluster of a PULP system.☆71Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆71Updated 11 months ago
- Generic Register Interface (contains various adapters)☆109Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆123Updated this week
- Simple single-port AXI memory interface☆38Updated 8 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- A SystemVerilog source file pickler.☆55Updated 4 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated last month
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Simple runtime for Pulp platforms☆41Updated this week
- Verilog behavioral description of various memories☆30Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆61Updated 3 months ago
- RISC-V Nox core☆62Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- ☆24Updated last month
- ☆87Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- RISC-V Verification Interface☆84Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- ☆41Updated 6 years ago
- ☆23Updated this week
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago