pulp-platform / tech_cells_generic
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
☆48Updated 2 months ago
Alternatives and similar repositories for tech_cells_generic:
Users that are interested in tech_cells_generic are comparing it to the libraries listed below
- The multi-core cluster of a PULP system.☆89Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆88Updated 2 weeks ago
- Simple runtime for Pulp platforms☆44Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆111Updated 6 months ago
- ☆53Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆69Updated last week
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- RISC-V Nox core☆62Updated last week
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆78Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 5 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- Simple single-port AXI memory interface☆40Updated 9 months ago
- ☆89Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆61Updated 4 months ago
- ☆59Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆142Updated last week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 11 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆85Updated this week
- AXI X-Bar☆19Updated 4 years ago
- ☆32Updated 4 months ago