pulp-platform / tech_cells_generic
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
☆32Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for tech_cells_generic
- Simple single-port AXI memory interface☆36Updated 5 months ago
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- The multi-core cluster of a PULP system.☆56Updated last week
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- sram/rram/mram.. compiler☆28Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Simple runtime for Pulp platforms☆34Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆90Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 7 months ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- ☆32Updated this week
- Verilog behavioral description of various memories☆30Updated 2 years ago
- ☆31Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- ☆74Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆60Updated 7 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆27Updated last week
- SystemVerilog modules and classes commonly used for verification☆44Updated 3 months ago
- ☆20Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- Generic Register Interface (contains various adapters)☆99Updated last month
- Hardware Description Language Translator☆14Updated last week