pulp-platform / tech_cells_genericLinks
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
☆60Updated 4 months ago
Alternatives and similar repositories for tech_cells_generic
Users that are interested in tech_cells_generic are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆97Updated this week
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Simple runtime for Pulp platforms☆48Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- ☆95Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- RISC-V Verification Interface☆92Updated this week
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- Simple single-port AXI memory interface☆41Updated 11 months ago
- ☆32Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 6 months ago
- ☆61Updated last week
- Platform Level Interrupt Controller☆40Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆25Updated this week