pulp-platform / tech_cells_generic
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
☆42Updated last week
Alternatives and similar repositories for tech_cells_generic:
Users that are interested in tech_cells_generic are comparing it to the libraries listed below
- The multi-core cluster of a PULP system.☆68Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆32Updated 4 years ago
- Simple runtime for Pulp platforms☆40Updated this week
- Verilog behavioral description of various memories☆30Updated 2 years ago
- Generic Register Interface (contains various adapters)☆103Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆65Updated 9 months ago
- Simple single-port AXI memory interface☆37Updated 7 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated this week
- Library of open source Process Design Kits (PDKs)☆32Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆86Updated last week
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆41Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆29Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- AXI X-Bar☆19Updated 4 years ago
- PCI Express controller model☆47Updated 2 years ago
- ☆32Updated this week
- sram/rram/mram.. compiler☆30Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆29Updated 8 months ago