pulp-platform / tech_cells_genericLinks
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
☆75Updated last month
Alternatives and similar repositories for tech_cells_generic
Users that are interested in tech_cells_generic are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆110Updated last month
- Generic Register Interface (contains various adapters)☆134Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- Simple runtime for Pulp platforms☆49Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆78Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- RISC-V Verification Interface☆134Updated 2 weeks ago
- RISC-V Nox core☆71Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆130Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆115Updated 5 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- Simple single-port AXI memory interface☆48Updated last year
- ☆121Updated 4 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆130Updated 2 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆53Updated 3 weeks ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated last month
- ☆89Updated last week
- RISC-V System on Chip Template☆159Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆120Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 2 weeks ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆178Updated this week