pulp-platform / tech_cells_genericLinks
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
☆70Updated last week
Alternatives and similar repositories for tech_cells_generic
Users that are interested in tech_cells_generic are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆109Updated last month
- Generic Register Interface (contains various adapters)☆133Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 2 months ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- RISC-V Verification Interface☆126Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆115Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- Simple single-port AXI memory interface☆47Updated last year
- RISC-V Nox core☆69Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆125Updated this week
- ☆88Updated last week
- RISC-V System on Chip Template☆159Updated 3 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- ☆110Updated 3 weeks ago
- BlackParrot on Zynq☆47Updated 2 weeks ago
- A SystemVerilog source file pickler.☆60Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆165Updated last week
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆52Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year