pulp-platform / tech_cells_genericLinks
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
☆61Updated 5 months ago
Alternatives and similar repositories for tech_cells_generic
Users that are interested in tech_cells_generic are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆101Updated this week
- Generic Register Interface (contains various adapters)☆121Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- Simple runtime for Pulp platforms☆48Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- ☆96Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- Library of open source Process Design Kits (PDKs)☆47Updated this week
- ☆65Updated last week
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆44Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- Platform Level Interrupt Controller☆41Updated last year
- RISC-V Verification Interface☆94Updated 3 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆88Updated last week
- Simple single-port AXI memory interface☆41Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- Pure digital components of a UCIe controller☆63Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆106Updated last week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year