Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
☆89Feb 5, 2026Updated 3 months ago
Alternatives and similar repositories for tech_cells_generic
Users that are interested in tech_cells_generic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆747May 7, 2026Updated last week
- The multi-core cluster of a PULP system.☆114Updated this week
- Generic Register Interface (contains various adapters)☆140Feb 24, 2026Updated 2 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆16Apr 30, 2026Updated 2 weeks ago
- ☆104Mar 5, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126May 11, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆310Apr 1, 2026Updated last month
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆153May 12, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- ☆24Apr 17, 2026Updated last month
- Verilog hardware abstraction library☆53May 12, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 3 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Updated this week
- ☆35Apr 28, 2026Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- whatever it means☆16Apr 1, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆25Jan 6, 2026Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆334Updated this week
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- DejaGnu RISC-V port☆14May 23, 2022Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆294May 12, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- Verilog digital signal processing components☆178Oct 30, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An energy-efficient RISC-V floating-point compute cluster.☆131Updated this week
- HW Design Collateral for Caliptra RoT IP☆138Updated this week
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year