AlSaqr-platform / he-socLinks
☆31Updated this week
Alternatives and similar repositories for he-soc
Users that are interested in he-soc are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Simple runtime for Pulp platforms☆48Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ☆29Updated last month
- The multi-core cluster of a PULP system.☆97Updated this week
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- ☆32Updated 7 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- PCI Express controller model☆57Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- Chisel Cheatsheet☆33Updated 2 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 5 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- RISC-V Nox core☆62Updated 2 months ago
- ☆11Updated 4 years ago
- ☆33Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- AXI X-Bar☆19Updated 5 years ago