AlSaqr-platform / he-socLinks
☆32Updated last week
Alternatives and similar repositories for he-soc
Users that are interested in he-soc are comparing it to the libraries listed below
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- ☆60Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Pulp virtual platform☆24Updated 3 months ago
- PCI Express controller model☆68Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- RV64GC Linux Capable RISC-V Core☆40Updated last month
- UNSUPPORTED INTERNAL toolchain builds☆46Updated 2 weeks ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- RISC-V Nexus Trace TG documentation and reference code☆53Updated 9 months ago
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Computational Storage Device based on the open source project OpenSSD.☆28Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- Extensible FPGA control platform☆61Updated 2 years ago