☆37May 21, 2026Updated 3 months ago
Alternatives and similar repositories for he-soc
Users that are interested in he-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Nov 9, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Aug 26, 2026Updated last week
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆12Jun 3, 2026Updated 3 months ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 3 months ago
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- IOPMP IP☆26Jul 11, 2025Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- High quality and composable RTL libraries in SystemVerilog☆50Updated this week
- Linux kernel source tree☆21Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Aug 9, 2026Updated 3 weeks ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 2 months ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆55Aug 21, 2026Updated 2 weeks ago
- JPEG图像压缩在STM32平台的实现，包含主要算法，但未创建文件信息部分，不是严格意义上的JPEG。☆18Aug 28, 2019Updated 7 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆21May 8, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆39May 20, 2026Updated 3 months ago
- ☆20Jun 10, 2026Updated 2 months ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆19Apr 28, 2026Updated 4 months ago
- Pulp virtual platform☆24Jul 16, 2025Updated last year
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Jul 14, 2026Updated last month
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆105Aug 14, 2026Updated 3 weeks ago
- ☆15Apr 28, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 5 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 4 months ago
- ☆55Jun 15, 2026Updated 2 months ago
- A 5-stage pipelining RISC-V 32I simulator written in Rust.☆19Apr 21, 2021Updated 5 years ago
- Baremetal RISC-V examples with modern C++☆18May 31, 2025Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago