AlSaqr-platform / he-socLinks
☆32Updated last month
Alternatives and similar repositories for he-soc
Users that are interested in he-soc are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆109Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 4 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 2 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- PCI Express controller model☆70Updated 3 years ago
- Simple runtime for Pulp platforms☆49Updated last month
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆55Updated 11 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- ☆60Updated 4 years ago
- Pulp virtual platform☆24Updated 4 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 11 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- RV64GC Linux Capable RISC-V Core☆44Updated last month
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- RISC-V Nox core☆69Updated 4 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆127Updated 6 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 11 months ago
- UNSUPPORTED INTERNAL toolchain builds☆47Updated last week
- Generic Register Interface (contains various adapters)☆133Updated 2 weeks ago