AlSaqr-platform / he-socLinks
☆32Updated last week
Alternatives and similar repositories for he-soc
Users that are interested in he-soc are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 9 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- The multi-core cluster of a PULP system.☆105Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 8 months ago
- Simple runtime for Pulp platforms☆48Updated last week
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 7 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆122Updated 2 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- RISC-V Nox core☆66Updated 2 weeks ago
- PCI Express controller model☆59Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 10 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 11 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆59Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- Generic Register Interface (contains various adapters)☆124Updated last month