ucsc-vama / essentLinks
high-performance RTL simulator
☆180Updated last year
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below
Sorting:
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆141Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆222Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆50Updated 11 months ago
- ☆87Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Next generation CGRA generator☆115Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- RISC-V Formal Verification Framework☆156Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Hardware generator debugger☆76Updated last year
- A tool for synthesizing Verilog programs☆105Updated 2 months ago
- The specification for the FIRRTL language☆62Updated this week
- Unit tests generator for RVV 1.0☆92Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago