ucsc-vama / essentLinks
high-performance RTL simulator
☆186Updated last year
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆160Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- A dynamic verification library for Chisel.☆160Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆255Updated 4 months ago
- Next generation CGRA generator☆118Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆55Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated last month
- ☆87Updated last year
- A tool for synthesizing Verilog programs☆109Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Python wrapper for verilator model☆92Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- RISC-V Formal Verification Framework☆177Updated 2 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆225Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- The specification for the FIRRTL language☆62Updated 3 weeks ago
- Bluespec BSV HLHDL tutorial☆111Updated 9 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 3 weeks ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated last week