high-performance RTL simulator
☆196Aug 4, 2026Updated last month
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- ☆20Jan 2, 2026Updated 8 months ago
- ☆52Jan 16, 2025Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆30Nov 26, 2025Updated 10 months ago
- ☆84Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 8 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- WAL enables programmable waveform analysis.☆185Updated this week
- ☆14Aug 27, 2020Updated 6 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆241Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- SystemVerilog compiler and language services☆1,151Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- The specification for the FIRRTL language☆67Updated this week
- ☆18Mar 11, 2026Updated 6 months ago
- ☆12May 20, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Circuit IR Compilers and Tools☆2,244Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- ☆37Mar 20, 2025Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 2 months ago
- Open-source RTL logic simulator with CUDA acceleration☆302Sep 30, 2025Updated 11 months ago
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆491Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Sep 8, 2026Updated 2 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆237Nov 7, 2025Updated 10 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 7 months ago