high-performance RTL simulator
☆190Jun 19, 2024Updated last year
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 2 months ago
- (System)Verilog to Chisel translator☆119May 20, 2022Updated 3 years ago
- ☆19Jan 2, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆68Apr 7, 2026Updated last week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 4 months ago
- WAL enables programmable waveform analysis.☆176Nov 10, 2025Updated 5 months ago
- ☆14Aug 27, 2020Updated 5 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆234Updated this week
- A dynamic verification library for Chisel.☆161Nov 9, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog compiler and language services☆1,000Updated this week
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- ☆69Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 11 months ago
- ☆12May 20, 2021Updated 4 years ago
- The specification for the FIRRTL language☆65Apr 1, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆18Jul 12, 2024Updated last year
- ☆33Mar 20, 2025Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆475Jan 18, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆102Mar 5, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆94Updated this week
- Mirror of tachyon-da cvc Verilog simulator☆52Mar 16, 2026Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆229Nov 7, 2025Updated 5 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,007Mar 9, 2026Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆120Apr 8, 2026Updated last week