ucsc-vama / essentLinks
high-performance RTL simulator
☆173Updated last year
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below
Sorting:
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆104Updated 3 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Open-source RTL logic simulator with CUDA acceleration☆208Updated last week
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 9 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆130Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- A tool for synthesizing Verilog programs☆98Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- RISC-V Formal Verification Framework☆145Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆210Updated 3 weeks ago
- The specification for the FIRRTL language☆63Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- ☆87Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- ☆45Updated 7 months ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago