ucsc-vama / essent
high-performance RTL simulator
☆140Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for essent
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆118Updated 5 months ago
- A dynamic verification library for Chisel.☆142Updated last week
- Next generation CGRA generator☆106Updated this week
- ☆87Updated 8 months ago
- Chisel RISC-V Vector 1.0 Implementation☆54Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆64Updated this week
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- RISC-V Formal Verification Framework☆111Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Hardware generator debugger☆71Updated 9 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆117Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆135Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆230Updated 2 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆177Updated this week
- Vector Acceleration IP core for RISC-V*☆150Updated this week
- ☆75Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆60Updated 8 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆59Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- A Fast, Low-Overhead On-chip Network☆137Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆75Updated this week
- ☆36Updated 7 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆146Updated last week