high-performance RTL simulator
☆196Aug 4, 2026Updated 3 months ago
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- ☆20Oct 2, 2026Updated last month
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- ☆91Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆31Nov 26, 2025Updated 11 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆81Updated this week
- WAL enables programmable waveform analysis.☆189Sep 22, 2026Updated last month
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Circuit IR Compilers and Tools☆2,270Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆255Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Mirror of tachyon-da cvc Verilog simulator☆59Mar 16, 2026Updated 7 months ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- SystemVerilog compiler and language services☆1,177Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- ☆14Aug 27, 2020Updated 6 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆99Sep 8, 2026Updated last month
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RTLMeter benchmark suite☆34Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- The specification for the FIRRTL language☆68Oct 29, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- SystemVerilog design elaborator into word-level netlist form☆255Updated this week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- ☆37Mar 20, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 9 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,060Updated this week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago