ucsc-vama / essentLinks
high-performance RTL simulator
☆159Updated 11 months ago
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below
Sorting:
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆116Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆86Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- RISC-V Formal Verification Framework☆139Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Next generation CGRA generator☆111Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- Hardware generator debugger☆74Updated last year
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- The specification for the FIRRTL language☆56Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- ☆103Updated 2 years ago
- ☆41Updated 4 months ago