high-performance RTL simulator
☆196Aug 4, 2026Updated 2 months ago
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆124Apr 1, 2024Updated 2 years ago
- ☆20Oct 2, 2026Updated 2 weeks ago
- ☆52Jan 16, 2025Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆31Nov 26, 2025Updated 10 months ago
- ☆86Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated last week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Updated this week
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated 3 weeks ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week
- ☆14Aug 27, 2020Updated 6 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- SystemVerilog compiler and language services☆1,164Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- ☆18Mar 11, 2026Updated 7 months ago
- ☆12May 20, 2021Updated 5 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Circuit IR Compilers and Tools☆2,262Updated this week
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- The specification for the FIRRTL language☆68Oct 9, 2026Updated last week
- ☆18Jul 12, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- ☆37Mar 20, 2025Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆400Updated this week
- SystemVerilog design elaborator into word-level netlist form☆252Updated this week
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆493Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆239Nov 7, 2025Updated 11 months ago