high-performance RTL simulator
☆195Jul 22, 2026Updated this week
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- ☆20Jan 2, 2026Updated 6 months ago
- ☆52Jan 16, 2025Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆28Nov 26, 2025Updated 8 months ago
- ☆76Jul 16, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆76Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- ☆14Aug 27, 2020Updated 5 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- SystemVerilog compiler and language services☆1,097Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- The specification for the FIRRTL language☆66Updated this week
- ☆18Mar 11, 2026Updated 4 months ago
- ☆12May 20, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Circuit IR Compilers and Tools☆2,209Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- ☆37Mar 20, 2025Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆288Sep 30, 2025Updated 9 months ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated last week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog design elaborator into word-level netlist form☆243Updated this week
- SystemVerilog to Verilog conversion☆743Mar 28, 2026Updated 4 months ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆489Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 8 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago