high-performance RTL simulator
☆194Jun 19, 2024Updated 2 years ago
Alternatives and similar repositories for essent
Users that are interested in essent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- ☆20Jan 2, 2026Updated 6 months ago
- ☆53Jan 16, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆38Jan 26, 2026Updated 5 months ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆74Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆27Nov 26, 2025Updated 7 months ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- ☆14Aug 27, 2020Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆41Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- SystemVerilog compiler and language services☆1,084Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆60Oct 27, 2024Updated last year
- ☆75Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆58Apr 23, 2025Updated last year
- ☆12May 20, 2021Updated 5 years ago
- Circuit IR Compilers and Tools☆2,173Jun 30, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The specification for the FIRRTL language☆66Jun 27, 2026Updated last week
- ☆18Jul 12, 2024Updated last year
- ☆37Mar 20, 2025Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆243Nov 20, 2024Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆484Jul 1, 2026Updated last week
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Test suite designed to check compliance with the SystemVerilog standard.☆379Jul 1, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Jul 1, 2026Updated last week
- Mirror of tachyon-da cvc Verilog simulator☆55Mar 16, 2026Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆232Nov 7, 2025Updated 8 months ago
- ☆109Jun 26, 2026Updated last week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,022Jun 26, 2026Updated last week