esl-epfl / gem5-X
The gem5-X open source framework (based on the gem5 simulator)
☆38Updated last year
Alternatives and similar repositories for gem5-X:
Users that are interested in gem5-X are comparing it to the libraries listed below
- ☆90Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆58Updated last year
- gem5 Tips & Tricks☆66Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago
- Tests for example Rocket Custom Coprocessors☆69Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Championship Value Prediction (CVP) simulator.☆15Updated 4 years ago
- The official repository for the gem5 resources sources.☆64Updated this week
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆61Updated last year
- ☆58Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆60Updated 7 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- ☆30Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- ☆18Updated 5 years ago
- This is where gem5 based DRAM cache models live.☆15Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago