esl-epfl / gem5-X
The gem5-X open source framework (based on the gem5 simulator)
☆41Updated last year
Alternatives and similar repositories for gem5-X:
Users that are interested in gem5-X are comparing it to the libraries listed below
- ☆91Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- ☆32Updated 5 years ago
- ☆60Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- gem5 Tips & Tricks☆68Updated 5 years ago
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- ☆30Updated last month
- ☆20Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated last week
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 9 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆55Updated 5 years ago
- ☆18Updated 5 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- ☆58Updated this week
- ☆25Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago