☆27Oct 1, 2026Updated last week
Alternatives and similar repositories for ace
Users that are interested in ace are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- ☆22Aug 6, 2026Updated 2 months ago
- ☆37Sep 10, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆358Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- ☆18Sep 25, 2026Updated 2 weeks ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆29Jan 6, 2026Updated 9 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 2 months ago
- ☆16May 25, 2026Updated 4 months ago
- Simple AMBA VIP, Include axi/ahb/apb☆36Jul 4, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆41Sep 28, 2026Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆45Sep 16, 2026Updated 3 weeks ago
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆32Jun 1, 2022Updated 4 years ago
- System on Chip verified with UVM/OSVVM/FV☆37Aug 7, 2026Updated 2 months ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆115Sep 18, 2023Updated 3 years ago
- ☆22Sep 26, 2025Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated last week
- CMake based hardware build system☆45Aug 31, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆34Sep 28, 2026Updated last week
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆18Aug 22, 2026Updated last month
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- CHERI ISA Specification☆29Mar 13, 2026Updated 6 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month