pulp-platform / aceLinks
☆19Updated last month
Alternatives and similar repositories for ace
Users that are interested in ace are comparing it to the libraries listed below
Sorting:
- ☆29Updated last week
- verification of simple axi-based cache☆18Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Design and UVM-TB of RISC -V Microprocessor☆27Updated last year
- ☆10Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- ☆21Updated 5 years ago
- ☆29Updated 5 years ago
- Network on Chip for MPSoC☆28Updated 4 months ago
- SoC Based on ARM Cortex-M3☆33Updated 4 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Platform Level Interrupt Controller☆43Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 4 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last month
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 6 months ago