The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
☆128Jul 11, 2025Updated 8 months ago
Alternatives and similar repositories for cva5
Users that are interested in cva5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆502Mar 16, 2026Updated last week
- Open-source non-blocking L2 cache☆55Updated this week
- CORE-V Family of RISC-V Cores☆340Feb 13, 2025Updated last year
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆197Feb 12, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Updated this week
- ☆97Mar 5, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Mar 10, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- ☆16Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- ☆14Mar 9, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Common SystemVerilog components☆728Updated this week
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- ☆261Dec 22, 2022Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- ☆309Jan 23, 2026Updated 2 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆251Updated this week