openhwgroup / cva5Links
The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
☆105Updated 2 weeks ago
Alternatives and similar repositories for cva5
Users that are interested in cva5 are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆97Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- ☆95Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- RISC-V Verification Interface☆92Updated 3 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆95Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆106Updated last week
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆159Updated last week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆158Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- RISC-V Nox core☆62Updated 2 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- 64-bit multicore Linux-capable RISC-V processor☆93Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 6 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago