The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
☆137Jul 11, 2025Updated last year
Alternatives and similar repositories for cva5
Users that are interested in cva5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆162Oct 31, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆230Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- Open-source non-blocking L2 cache☆65Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆115Aug 5, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆598Jul 19, 2026Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆366Mar 31, 2026Updated 4 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated last week
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated last week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆165Updated this week
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆111Jul 28, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆210Updated this week
- 32-bit Superscalar RISC-V CPU☆1,289Sep 18, 2021Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆96Jul 22, 2026Updated 3 weeks ago
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 2 weeks ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76May 15, 2023Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 2 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆536Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,655Aug 5, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Advanced Architecture Labs with CVA6☆81Jan 16, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,064Updated this week
- Common SystemVerilog components☆782Updated this week
- VeeR EH2 core☆275Jul 20, 2026Updated 3 weeks ago
- ☆324Jan 23, 2026Updated 6 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,010Updated this week