openhwgroup / cva5
The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
☆80Updated last week
Alternatives and similar repositories for cva5:
Users that are interested in cva5 are comparing it to the libraries listed below
- The multi-core cluster of a PULP system.☆85Updated last week
- ☆88Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- RISC-V Verification Interface☆85Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Simple runtime for Pulp platforms☆42Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago
- Generic Register Interface (contains various adapters)☆111Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆37Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- RISC-V Nox core☆62Updated 7 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆137Updated 2 weeks ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- FuseSoC standard core library☆128Updated last month
- Platform Level Interrupt Controller☆36Updated 10 months ago
- Naive Educational RISC V processor☆79Updated 5 months ago
- RISC-V System on Chip Template☆156Updated last week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆61Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆112Updated 3 months ago