openhwgroup / cva5
The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
☆78Updated this week
Alternatives and similar repositories for cva5:
Users that are interested in cva5 are comparing it to the libraries listed below
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- The multi-core cluster of a PULP system.☆80Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago
- ☆88Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆37Updated this week
- Generic Register Interface (contains various adapters)☆110Updated 5 months ago
- RISC-V Verification Interface☆85Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆135Updated last week
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆148Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- FuseSoC standard core library☆127Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆61Updated 4 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆83Updated last month
- RISC-V System on Chip Template☆156Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆75Updated this week
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆112Updated 3 months ago