The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
☆132Jul 11, 2025Updated 10 months ago
Alternatives and similar repositories for cva5
Users that are interested in cva5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212May 18, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆270Nov 6, 2024Updated last year
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last week
- The multi-core cluster of a PULP system.☆114May 15, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆531May 10, 2026Updated 2 weeks ago
- Open-source non-blocking L2 cache☆60Updated this week
- CORE-V Family of RISC-V Cores☆352Mar 31, 2026Updated last month
- RISC-V CPU Core☆432Jun 24, 2025Updated 11 months ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 3 months ago
- VeeR EH1 core☆945May 29, 2023Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆106Apr 20, 2026Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆204Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆337Updated this week
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- ☆105May 15, 2026Updated last week
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Apr 3, 2026Updated last month
- ☆17Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 4 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- ☆16May 6, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆291Apr 30, 2026Updated 3 weeks ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Common SystemVerilog components☆751Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆523May 6, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- ☆265Dec 22, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- ☆315Jan 23, 2026Updated 4 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆272May 15, 2026Updated last week