pulp-platform / cheshireLinks
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆278Updated last week
Alternatives and similar repositories for cheshire
Users that are interested in cheshire are comparing it to the libraries listed below
Sorting:
- CORE-V Family of RISC-V Cores☆289Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆176Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- VeeR EL2 Core☆294Updated 2 weeks ago
- ☆294Updated 2 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆210Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- RISC-V System on Chip Template☆159Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Verilog Configurable Cache☆181Updated 8 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆109Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆303Updated last week
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆172Updated this week
- ☆243Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated last week
- RISC-V Torture Test☆197Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Generic Register Interface (contains various adapters)☆126Updated 3 weeks ago
- ☆182Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year