A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆384Oct 28, 2026Updated this week
Alternatives and similar repositories for cheshire
Users that are interested in cheshire are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆331Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,178Updated this week
- ☆68Mar 31, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Sep 25, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆735Updated this week
- ☆328Jan 23, 2026Updated 9 months ago
- Simple runtime for Pulp platforms☆56Jul 7, 2026Updated 3 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆308Oct 23, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆501May 8, 2026Updated 5 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆838Updated this week
- ☆39Oct 22, 2026Updated last week
- This is the fork of CVA6 intended for PULP development.☆26Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,213Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,142Updated this week
- ☆38Oct 5, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month