A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆338Jun 1, 2026Updated last week
Alternatives and similar repositories for cheshire
Users that are interested in cheshire are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Jun 3, 2026Updated last week
- The multi-core cluster of a PULP system.☆114Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆158Jun 4, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆215Updated this week
- ☆35Jun 4, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Fast, Low-Overhead On-chip Network☆304Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319May 20, 2026Updated 3 weeks ago
- This is the fork of CVA6 intended for PULP development.☆23Updated this week
- ☆35May 21, 2026Updated 3 weeks ago
- whatever it means☆16May 19, 2026Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆243May 12, 2026Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated 3 weeks ago
- Common SystemVerilog components☆755Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆106May 22, 2026Updated 2 weeks ago
- Simple runtime for Pulp platforms☆52Updated this week
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆135Jun 2, 2026Updated last week
- ☆107May 15, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- ☆62Mar 31, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆684May 27, 2026Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆483May 8, 2026Updated last month
- RISC-V CPU Core☆434Jun 24, 2025Updated 11 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆275Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆809Jun 4, 2026Updated last week
- ☆316Jan 23, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆609May 26, 2026Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆542Jun 3, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Library of open source PDKs☆77Apr 13, 2026Updated last month