A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆346Jun 25, 2026Updated this week
Alternatives and similar repositories for cheshire
Users that are interested in cheshire are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Jun 11, 2026Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆114Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆159Jun 23, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆222Updated this week
- ☆35Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Fast, Low-Overhead On-chip Network☆313Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆321Updated this week
- This is the fork of CVA6 intended for PULP development.☆23Updated this week
- ☆36May 21, 2026Updated last month
- whatever it means☆18Jun 10, 2026Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆244May 12, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- Common SystemVerilog components☆762Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆108May 22, 2026Updated last month
- Simple runtime for Pulp platforms☆52Jun 18, 2026Updated last week
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆137Jun 24, 2026Updated last week
- ☆109Jun 17, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- ☆62Mar 31, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆689Jun 22, 2026Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆485May 8, 2026Updated last month
- RISC-V CPU Core☆439Jun 24, 2025Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆314Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆276Jun 16, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- ☆322Jan 23, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆92Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆556Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Library of open source PDKs☆102Jun 22, 2026Updated last week