A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆326Apr 8, 2026Updated this week
Alternatives and similar repositories for cheshire
Users that are interested in cheshire are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Apr 1, 2026Updated last week
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆143Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated last month
- ☆34Feb 17, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A Fast, Low-Overhead On-chip Network☆279Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Mar 31, 2026Updated last week
- ☆32Mar 26, 2026Updated 2 weeks ago
- This is the fork of CVA6 intended for PULP development.☆22Apr 1, 2026Updated last week
- whatever it means☆16Apr 1, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆507Apr 3, 2026Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆219Mar 25, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Common SystemVerilog components☆733Updated this week
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 2 months ago
- ☆100Mar 5, 2026Updated last month
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆126Mar 13, 2026Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆102Mar 19, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,205May 26, 2025Updated 10 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- ☆59Mar 31, 2025Updated last year
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆129Jul 11, 2025Updated 9 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆671Apr 3, 2026Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆470May 15, 2025Updated 10 months ago
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆305Apr 1, 2026Updated last week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆253Apr 1, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- ☆310Jan 23, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆85Feb 5, 2026Updated 2 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆516Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Updated this week
- Library of open source PDKs☆71Mar 30, 2026Updated last week