pulp-platform / cheshireLinks
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆286Updated this week
Alternatives and similar repositories for cheshire
Users that are interested in cheshire are comparing it to the libraries listed below
Sorting:
- CORE-V Family of RISC-V Cores☆300Updated 7 months ago
- ☆297Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 11 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- VeeR EL2 Core☆297Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- RISC-V System on Chip Template☆159Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- A Fast, Low-Overhead On-chip Network☆228Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated last week
- Verilog Configurable Cache☆183Updated 10 months ago
- ☆244Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆325Updated 9 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- RISC-V Torture Test☆197Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆181Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated last year
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- Ariane is a 6-stage RISC-V CPU☆145Updated 5 years ago