pulp-platform / cheshireLinks
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆268Updated this week
Alternatives and similar repositories for cheshire
Users that are interested in cheshire are comparing it to the libraries listed below
Sorting:
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- VeeR EL2 Core☆288Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆289Updated last year
- Verilog Configurable Cache☆178Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- RISC-V System on Chip Template☆158Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- ☆238Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- RISC-V microcontroller IP core developed in Verilog☆174Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆191Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆178Updated this week
- ☆289Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- Common SystemVerilog components☆629Updated this week
- RISC-V CPU Core☆342Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆106Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆559Updated 3 weeks ago
- RISC-V Torture Test☆196Updated 11 months ago
- The multi-core cluster of a PULP system.☆101Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆298Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆163Updated last week
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago