pulp-platform / cheshireLinks
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆263Updated this week
Alternatives and similar repositories for cheshire
Users that are interested in cheshire are comparing it to the libraries listed below
Sorting:
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- VeeR EL2 Core☆278Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated 2 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆103Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆186Updated this week
- RISC-V Torture Test☆195Updated 10 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- Common SystemVerilog components☆623Updated this week
- ☆288Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- Verilog Configurable Cache☆178Updated 6 months ago
- The multi-core cluster of a PULP system.☆97Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆110Updated last week
- RISC-V System on Chip Template☆158Updated last week
- RISC-V microcontroller IP core developed in Verilog☆173Updated last month
- Basic RISC-V Test SoC☆128Updated 6 years ago
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago
- ☆135Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆551Updated this week
- ☆175Updated last year
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago