pulp-platform / cheshire
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆243Updated this week
Alternatives and similar repositories for cheshire:
Users that are interested in cheshire are comparing it to the libraries listed below
- A Fast, Low-Overhead On-chip Network☆185Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- VeeR EL2 Core☆269Updated 2 weeks ago
- ☆279Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆171Updated last week
- Verilog Configurable Cache☆174Updated 4 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆84Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆248Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆469Updated last month
- CORE-V Family of RISC-V Cores☆249Updated last month
- The multi-core cluster of a PULP system.☆89Updated 3 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆172Updated last year
- ☆231Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆206Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆223Updated 4 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆309Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆142Updated last week
- RISC-V System on Chip Template☆159Updated last week
- RISC-V microcontroller IP core developed in Verilog☆170Updated last week
- ☆131Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆148Updated this week
- Instruction Set Generator initially contributed by Futurewei☆274Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆101Updated this week
- ☆170Updated last year
- RISC-V Torture Test☆186Updated 8 months ago
- Common SystemVerilog components☆595Updated 2 weeks ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆288Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆514Updated this week