pulp-platform / cheshire
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
☆247Updated this week
Alternatives and similar repositories for cheshire:
Users that are interested in cheshire are comparing it to the libraries listed below
- CORE-V Family of RISC-V Cores☆254Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆195Updated 2 weeks ago
- ☆281Updated last month
- Instruction Set Generator initially contributed by Futurewei☆275Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆208Updated 2 weeks ago
- Verilog Configurable Cache☆175Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆229Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆250Updated last month
- VeeR EL2 Core☆274Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆145Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆480Updated 2 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆95Updated last week
- Common SystemVerilog components☆601Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆523Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆225Updated 5 months ago
- RISC-V System on Chip Template☆158Updated this week
- The multi-core cluster of a PULP system.☆89Updated 3 weeks ago
- RISC-V Verification Interface☆89Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆175Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆223Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆144Updated 5 months ago
- RISC-V CPU Core☆321Updated 10 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆289Updated last week
- RISC-V Torture Test☆190Updated 9 months ago
- ☆232Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆150Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆313Updated 4 months ago
- RISC-V microcontroller IP core developed in Verilog☆172Updated last week