buttercutter / nocLinks
A simple spidergon network-on-chip with wormhole switching feature
☆12Updated 4 years ago
Alternatives and similar repositories for noc
Users that are interested in noc are comparing it to the libraries listed below
Sorting:
- ☆13Updated 4 years ago
- The first-ever opensource RTL stack for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With sta…☆22Updated this week
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- Atom Hardware IDE☆13Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last month
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- A CIC filter implemented in Verilog☆22Updated 10 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 6 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 4 months ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 7 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated this week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- ☆33Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- An Open Source Link Protocol and Controller☆26Updated 4 years ago