buttercutter / noc
A simple spidergon network-on-chip with wormhole switching feature
☆11Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for noc
- ☆12Updated 3 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 10 months ago
- APB Logic☆12Updated 8 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated 3 weeks ago
- Atom Hardware IDE☆13Updated 3 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆19Updated 2 weeks ago
- ☆13Updated 4 years ago
- A padring generator for ASICs☆22Updated last year
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆17Updated 2 years ago
- Extended and external tests for Verilator testing☆15Updated 2 weeks ago
- AXI Formal Verification IP☆19Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆25Updated 9 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated this week
- USB virtual model in C++ for Verilog☆28Updated 3 weeks ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 3 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated 2 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- Virtual development board for HDL design☆39Updated last year
- ☆18Updated 4 years ago
- SystemVerilog Logger☆16Updated last year
- GUI editor for hardware description designs☆27Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month