buttercutter / nocView external linksLinks
A simple spidergon network-on-chip with wormhole switching feature
☆12Mar 22, 2021Updated 4 years ago
Alternatives and similar repositories for noc
Users that are interested in noc are comparing it to the libraries listed below
Sorting:
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- ☆13May 5, 2023Updated 2 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆21Sep 26, 2025Updated 4 months ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- ☆20Aug 22, 2022Updated 3 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Jun 20, 2022Updated 3 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- ☆18Aug 11, 2022Updated 3 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 6 years ago
- ☆21Dec 19, 2025Updated last month
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- ☆20Apr 23, 2022Updated 3 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆23Jun 8, 2021Updated 4 years ago
- ☆33Nov 24, 2025Updated 2 months ago
- Template PCB's for SYZYGY board designs☆28Aug 15, 2022Updated 3 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆30Jul 4, 2024Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Dec 12, 2025Updated 2 months ago
- CPU Adventure task from Dragon CTF 2019 teaser☆31May 22, 2025Updated 8 months ago
- ☆90Feb 4, 2026Updated last week
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆26Updated this week
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 4 months ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago