buttercutter / nocLinks
A simple spidergon network-on-chip with wormhole switching feature
☆12Updated 4 years ago
Alternatives and similar repositories for noc
Users that are interested in noc are comparing it to the libraries listed below
Sorting:
- ☆13Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆39Updated last week
- A CIC filter implemented in Verilog☆23Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆40Updated this week
- Atom Hardware IDE☆13Updated 4 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 weeks ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last week
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Updated 6 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 7 months ago
- ☆33Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 7 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Audio filtering with pyfda and cocotb☆12Updated 5 years ago
- Advanced Debug Interface☆14Updated 9 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week