buttercutter / nocLinks
A simple spidergon network-on-chip with wormhole switching feature
☆12Updated 4 years ago
Alternatives and similar repositories for noc
Users that are interested in noc are comparing it to the libraries listed below
Sorting:
- ☆13Updated 4 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆46Updated 3 weeks ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 8 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- SystemVerilog IPs and Modules for architectural redundancy designs.☆16Updated last month
- WISHBONE Interconnect☆11Updated 8 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Atom Hardware IDE☆13Updated 4 years ago
- A CIC filter implemented in Verilog☆24Updated 10 years ago
- An Open Source Link Protocol and Controller☆27Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- UART cocotb module☆11Updated 4 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ☆33Updated 3 years ago
- ☆10Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Updated 2 years ago
- ☆14Updated 8 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week