buttercutter / noc
A simple spidergon network-on-chip with wormhole switching feature
☆12Updated 4 years ago
Alternatives and similar repositories for noc
Users that are interested in noc are comparing it to the libraries listed below
Sorting:
- ☆12Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Atom Hardware IDE☆13Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- ☆13Updated 5 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- AXI Formal Verification IP☆20Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated last month
- Advanced Debug Interface☆15Updated 3 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- ☆33Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆13Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago