buttercutter / nocLinks
A simple spidergon network-on-chip with wormhole switching feature
☆12Updated 4 years ago
Alternatives and similar repositories for noc
Users that are interested in noc are comparing it to the libraries listed below
Sorting:
- ☆13Updated 4 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- A CIC filter implemented in Verilog☆23Updated 10 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆36Updated this week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- Atom Hardware IDE☆13Updated 4 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- Audio filtering with pyfda and cocotb☆12Updated 5 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 7 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- Universal Advanced JTAG Debug Interface☆16Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Updated 7 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago