buttercutter / noc
A simple spidergon network-on-chip with wormhole switching feature
☆11Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for noc
- ☆12Updated 3 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- ☆13Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- APB Logic☆12Updated 9 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆12Updated 5 years ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆12Updated 9 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- AXI Formal Verification IP☆19Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- ☆17Updated 4 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- A CIC filter implemented in Verilog☆21Updated 9 years ago
- Verilog based simulation modell for 7 Series PLL☆12Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated 3 months ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- RISC-V processor☆28Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- ☆21Updated 2 months ago