buttercutter / nocLinks
A simple spidergon network-on-chip with wormhole switching feature
☆12Updated 4 years ago
Alternatives and similar repositories for noc
Users that are interested in noc are comparing it to the libraries listed below
Sorting:
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆12Updated 4 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- ☆13Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆13Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- Xilinx IP repository☆13Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Open FPGA Modules☆23Updated 8 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year