buttercutter / nocLinks
A simple spidergon network-on-chip with wormhole switching feature
☆12Updated 4 years ago
Alternatives and similar repositories for noc
Users that are interested in noc are comparing it to the libraries listed below
Sorting:
- ☆12Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- Atom Hardware IDE☆13Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Audio filtering with pyfda and cocotb☆12Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 4 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated last week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- ☆15Updated last week
- WISHBONE Interconnect☆11Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 2 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Updated 3 months ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago