ueqri / vis4mesh
Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research
☆11Updated last year
Alternatives and similar repositories for vis4mesh:
Users that are interested in vis4mesh are comparing it to the libraries listed below
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- ☆19Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆25Updated 2 weeks ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- ☆29Updated 3 weeks ago
- ☆13Updated 4 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- GPGPU-SIM 使用篇☆14Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆23Updated 3 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- ☆12Updated 2 years ago