ueqri / vis4meshLinks
Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research
☆15Updated last year
Alternatives and similar repositories for vis4mesh
Users that are interested in vis4mesh are comparing it to the libraries listed below
Sorting:
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- ☆36Updated 7 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last month
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- ☆13Updated 5 months ago
- ☆101Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 4 months ago
- RISC-V SST CPU Component☆24Updated last month
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆22Updated last year
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 3 weeks ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆14Updated 5 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆29Updated 2 weeks ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 4 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆51Updated 2 weeks ago