ueqri / vis4mesh
Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research
☆11Updated last year
Alternatives and similar repositories for vis4mesh
Users that are interested in vis4mesh are comparing it to the libraries listed below
Sorting:
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- The OpenPiton Platform☆28Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 4 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated this week
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- ☆13Updated 3 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆10Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆19Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆28Updated last month
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- ☆14Updated 3 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated last week
- A Toy-Purpose TPU Simulator☆18Updated 11 months ago
- Extremely Simple Microbenchmarks☆33Updated 6 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆12Updated 8 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆34Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago