ueqri / vis4meshLinks
Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research
☆12Updated last year
Alternatives and similar repositories for vis4mesh
Users that are interested in vis4mesh are comparing it to the libraries listed below
Sorting:
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆34Updated 5 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- RISC-V Matrix Specification☆22Updated 7 months ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- corundum work on vu13p☆19Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated 3 weeks ago
- ☆32Updated 3 months ago
- RISC-V Virtual Prototype☆44Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆92Updated last year
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 3 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago